summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.h
AgeCommit message (Expand)Author
2021-03-03drm/i915: Check tgl+ SAGV watermarks properlyVille Syrjälä
2021-01-26drm/i915: Encapsulate dbuf state handling harderVille Syrjälä
2021-01-26drm/i915: Add pipe ddb entries into the dbuf stateVille Syrjälä
2021-01-26drm/i915: Introduce intel_dbuf_slice_size()Ville Syrjälä
2020-09-28drm/i915: Make intel_{enable,disable}_sagv() staticVille Syrjälä
2020-05-22drm/i915: Fix includes and local vars orderStanislav Lisovskiy
2020-05-21drm/i915: Adjust CDCLK accordingly to our DBuf bw needsStanislav Lisovskiy
2020-05-16drm/i915: Move the dbuf pre/post plane updateVille Syrjälä
2020-05-16drm/i915: Nuke skl_ddb_get_hw_state()Ville Syrjälä
2020-05-16drm/i915: Introduce proper dbuf stateVille Syrjälä
2020-05-13drm/i915: Make active_pipes check skl specificStanislav Lisovskiy
2020-05-04drm/i915: Use bw state for per crtc SAGV evaluationStanislav Lisovskiy
2020-04-17drm/i915: Add pre/post plane updates for SAGVStanislav Lisovskiy
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy
2020-02-05drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy
2019-12-04drm/i915: Pass dev_priv to ilk_disable_lp_wm()Ville Syrjälä
2019-10-26drm/i915: Extract GT render power state managementAndi Shyti
2019-10-24drm/i915: Eliminate skl_check_pipe_max_pixel_rate()Ville Syrjälä
2019-09-27drm/i915: Extract GT render sleep (rc6) managementAndi Shyti
2019-07-01drm/i915: Convert most of atomic commit to take more intel stateMaarten Lankhorst
2019-06-10drm/i915: move pm related declarations to intel_pm.hJani Nikula
2019-04-30drm/i915: move some leftovers to intel_pm.h from i915_drv.hJani Nikula
2019-04-08drm/i915: extract intel_pm.h from intel_drv.hJani Nikula
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-15 12:38:36 +0000