blob: 1b53010d4107ebe5c8e6814a3c38a7497b3bb45f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
-c
-x
-stack 0x200
-heap 0x200
-l rts500.lib
MEMORY
{
PAGE 0:
DARAM (RWIX): origin = 80h, length = 7F00h
VECS (RIX) : origin = 7F80h, length = 80h
/* SARAM can be read and written to, but it cannot execute and does not need
* to be initialized. */
SARAM (RW) : origin = 8000h, length = 4000h
}
SECTIONS
{
.text > DARAM PAGE 0
.cinit > DARAM PAGE 0
.switch > DARAM PAGE 0
.data > DARAM PAGE 0
.bss > DARAM PAGE 0
.const > DARAM PAGE 0
.sysmem > DARAM PAGE 0
.stack > DARAM PAGE 0
.vectors > VECS PAGE 0
/* DMA buffers for ABU mode must start on a 2*size boundary. */
.dma > SARAM PAGE 0
}
|
