1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2014 Cástor Muñoz
* Code based on openiBoot project
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __GPIO_S5L8702_H__
#define __GPIO_S5L8702_H__
#include <stdint.h>
/* This is very preliminary work in progress, ATM this region is called
* system 'alive' because it seems there are similiarities when mixing
* concepts from:
* - s3c2440 datasheet (figure 7-12, Sleep mode) and
* - ARM-DDI-0287B (2.1.8 System Mode Control, Sleep an Doze modes)
*
* Known components:
* - independent clocking
* - 32-bit timer
* - level/edge configurable interrupt controller
*
*
* OSCSEL
* |\ CKSEL
* OSC0 -->| | |\
* | |--->| | _________ ___________
* OSC1 -->| | | | | | SClk | |
* |/ | |--->| 1/CKDIV |---------->| 1/ALVTDIV |--> Timer
* | | |_________| | |___________| counter
* PClk --------->| | | ___________
* |/ | | |
* +-->| 1/UNKDIV |--> Unknown
* |___________|
*/
#define REG32_PTR_T volatile uint32_t *
#define SYSALV_BASE 0x39a00000
#define ALVCON (*((REG32_PTR_T)(SYSALV_BASE + 0x0)))
#define ALVUNK4 (*((REG32_PTR_T)(SYSALV_BASE + 0x4)))
#define ALVUNK100 (*((REG32_PTR_T)(SYSALV_BASE + 0x100)))
#define ALVUNK104 (*((REG32_PTR_T)(SYSALV_BASE + 0x104)))
/*
* System Alive control register
*/
#define ALVCON_CKSEL_BIT (1 << 25) /* 0 -> S5L8702_OSCx, 1 -> PClk */
#define ALVCON_CKDIVEN_BIT (1 << 24) /* 0 -> CK divider Off, 1 -> On */
#define ALVCON_CKDIV_POS 20 /* real_val = reg_val+1 */
#define ALVCON_CKDIV_MSK 0xf
/* UNKDIV: real_val = reg_val+1 (TBC), valid reg_val=0,1,2 */
/* experimental: for registers in this region, read/write speed is
* scaled by this divider, so probably it is related with internal
* 'working' frequency.
*/
#define ALVCON_UNKDIV_POS 16
#define ALVCON_UNKDIV_MSK 0x3
/* bits[14:1] are UNKNOWN */
#define ALVCON_OSCSEL_BIT (1 << 0) /* 0 -> OSC0, 1 -> OSC1 */
/*
* System Alive timer
*/
/* ALVCOM_RUN_BIT starts/stops count on ALVTCNT, counter frequency
* is SClk / ALVTDIV. When count reachs ALVTEND then ALVTSTAT[0]
* and ALVUNK4[0] are set, optionally an interrupt is generated (see
* GPIO_IC below). Writing 1 to ALVTCOM_RST_BIT clears ALVSTAT[0]
* and ALVUNK4[0] and initializes ALVTCNT to zero.
*/
#define ALVTCOM (*((REG32_PTR_T)(SYSALV_BASE + 0x6c)))
#define ALVTCOM_RUN_BIT (1 << 0) /* 0 -> Stop, 1 -> Start */
#define ALVTCOM_RST_BIT (1 << 1) /* 1 -> Reset */
#define ALVTEND (*((REG32_PTR_T)(SYSALV_BASE + 0x70)))
#define ALVTDIV (*((REG32_PTR_T)(SYSALV_BASE + 0x74)))
#define ALVTCNT (*((REG32_PTR_T)(SYSALV_BASE + 0x78)))
#define ALVTSTAT (*((REG32_PTR_T)(SYSALV_BASE + 0x7c)))
/*
* s5l8702 GPIO Interrupt Controller
*/
#define GPIOIC_BASE 0x39a00000 /* probably a part of the system controller */
#define GPIOIC_INTLEVEL(g) (*((REG32_PTR_T)(GPIOIC_BASE + 0x80 + 4*(g))))
#define GPIOIC_INTSTAT(g) (*((REG32_PTR_T)(GPIOIC_BASE + 0xA0 + 4*(g))))
#define GPIOIC_INTEN(g) (*((REG32_PTR_T)(GPIOIC_BASE + 0xC0 + 4*(g))))
#define GPIOIC_INTTYPE(g) (*((REG32_PTR_T)(GPIOIC_BASE + 0xE0 + 4*(g))))
#define GPIOIC_INTLEVEL_LOW 0
#define GPIOIC_INTLEVEL_HIGH 1
#define GPIOIC_INTTYPE_EDGE 0
#define GPIOIC_INTTYPE_LEVEL 1
/* 7 groups of 32 interrupts, GPIO pins are seen as 'wired'
* to groups 6..3 in reverse order.
* On group 3, last four bits are dissbled (GPIO 124..127).
* All bits in groups 1 and 2 are disabled (not used).
* On group 0, all bits are masked except bits 0 and 2:
* bit 0: if unmasked, EINT6 is generated when ALVTCNT
* reachs ALVTEND.
* bit 2: if unmasked, EINT6 is generated when USB cable
* is plugged and/or(TBC) unplugged.
*
* IC_GROUP0..6 are connected to EINT6..0 of the VIC.
*/
/* get GPIOIC group and bit for a given GPIO port */
#define IC_GROUP(n) (6 - (n >> 5))
#define IC_IDX(n) ((0x18 - (n & 0x18)) | (n & 0x7))
void gpio_init(void);
void gpio_int_register(int gpio_n, void *isr,
int type, int level, int autoflip);
void gpio_int_enable(int gpio_n);
void gpio_int_disable(int gpio_n);
/* get/set configuration for GPIO groups (0..15) */
uint32_t gpio_group_get(int group);
void gpio_group_set(int group, uint32_t mask, uint32_t cfg);
#endif /* __GPIO_S5L8702_H__ */
|
