blob: ef5567e898c04dad22575e0ccc049dfcb999a258 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2005 by Dave Chapman
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef _WM8758_H
#define _WM8758_H
/* volume/balance/treble/bass interdependency */
#define VOLUME_MIN -890
#define VOLUME_MAX 60
#define AUDIOHW_CAPS (BASS_CAP | TREBLE_CAP | BASS_CUTOFF_CAP | TREBLE_CUTOFF_CAP)
extern int tenthdb2master(int db);
extern int tenthdb2mixer(int db);
extern void audiohw_set_master_vol(int vol_l, int vol_r);
extern void audiohw_set_lineout_vol(int vol_l, int vol_r);
extern void audiohw_set_mixer_vol(int channel1, int channel2);
extern void audiohw_enable_lineout(bool enable);
#define RESET 0x00
#define RESET_RESET 0x0
#define PWRMGMT1 0x01 /* default 000 */
#define PWRMGMT1_VMIDSEL_OFF (0 << 0)
#define PWRMGMT1_VMIDSEL_100K (1 << 0)
#define PWRMGMT1_VMIDSEL_500K (2 << 0)
#define PWRMGMT1_VMIDSEL_10K (3 << 0)
#define PWRMGMT1_BUFIOEN (1 << 2)
#define PWRMGMT1_BIASEN (1 << 3)
#define PWRMGMT1_MICBEN (1 << 4)
#define PWRMGMT1_PLLEN (1 << 5)
#define PWRMGMT1_OUT3MIXEN (1 << 6)
#define PWRMGMT1_OUT4MIXEN (1 << 7)
#define PWRMGMT2 0x02 /* default 000 */
#define PWRMGMT2_ADCENL (1 << 0)
#define PWRMGMT2_ADCENR (1 << 1)
#define PWRMGMT2_INPGAENL (1 << 2)
#define PWRMGMT2_INPGAENR (1 << 3)
#define PWRMGMT2_BOOSTENL (1 << 4)
#define PWRMGMT2_BOOSTENR (1 << 5)
#define PWRMGMT2_SLEEP (1 << 6)
#define PWRMGMT2_LOUT1EN (1 << 7)
#define PWRMGMT2_ROUT1EN (1 << 8)
#define PWRMGMT3 0x03 /* default 000 */
#define PWRMGMT3_DACENL (1 << 0)
#define PWRMGMT3_DACENR (1 << 1)
#define PWRMGMT3_LMIXEN (1 << 2)
#define PWRMGMT3_RMIXEN (1 << 3)
#define PWRMGMT3_ROUT2EN (1 << 5)
#define PWRMGMT3_LOUT2EN (1 << 6)
#define PWRMGMT3_OUT3EN (1 << 7)
#define PWRMGMT3_OUT4EN (1 << 8)
#define AINTFCE 0x04 /* default 050 */
#define AINTFCE_MONO (1 << 0)
#define AINTFCE_ALRSWAP (1 << 1)
#define AINTFCE_DLRSWAP (1 << 2)
#define AINTFCE_FORMAT_MSB_RJUST (0 << 3)
#define AINTFCE_FORMAT_MSB_LJUST (1 << 3)
#define AINTFCE_FORMAT_I2S (2 << 3) /* default */
#define AINTFCE_FORMAT_DSP (3 << 3)
#define AINTFCE_FORMAT_MASK (3 << 3)
#define AINTFCE_IWL_16BIT (0 << 5)
#define AINTFCE_IWL_20BIT (1 << 5)
#define AINTFCE_IWL_24BIT (2 << 5) /* default */
#define AINTFCE_IWL_32BIT (3 << 5)
#define AINTFCE_IWL_MASK (3 << 5)
#define AINTFCE_LRP (1 << 7)
#define AINTFCE_BCP (1 << 8)
#define COMPCTRL 0x05 /* default 000 unused */
#define CLKCTRL 0x06 /* default 140 */
#define CLKCTRL_MS (1 << 0)
#define CLKCTRL_BCLKDIV_1 (0 << 2)
#define CLKCTRL_BCLKDIV_2 (1 << 2)
#define CLKCTRL_BCLKDIV_4 (2 << 2)
#define CLKCTRL_BCLKDIV_8 (3 << 2)
#define CLKCTRL_BCLKDIV_16 (4 << 2)
#define CLKCTRL_BCLKDIV_32 (5 << 2)
#define CLKCTRL_MCLKDIV_1 (0 << 5)
#define CLKCTRL_MCLKDIV_1_5 (1 << 5)
#define CLKCTRL_MCLKDIV_2 (2 << 5) /* default */
#define CLKCTRL_MCLKDIV_3 (3 << 5)
#define CLKCTRL_MCLKDIV_4 (4 << 5)
#define CLKCTRL_MCLKDIV_6 (5 << 5)
#define CLKCTRL_MCLKDIV_8 (6 << 5)
#define CLKCTRL_MCLKDIV_12 (7 << 5)
#define CLKCTRL_MCLKDIV_MASK (7 << 5)
#define CLKCTRL_CLKSEL (1 << 8) /* default */
#define ADDCTRL 0x07 /* default 000 */
#define ADDCTRL_SLOWCLKEN (1 << 0)
#define ADDCTRL_SR_48kHz (0 << 1)
#define ADDCTRL_SR_32kHz (1 << 1)
#define ADDCTRL_SR_24kHz (2 << 1)
#define ADDCTRL_SR_16kHz (3 << 1)
#define ADDCTRL_SR_12kHz (4 << 1)
#define ADDCTRL_SR_8kHz (5 << 1)
#define ADDCTRL_SR_MASK (7 << 1)
#define ADDCTRL_M128ENB (1 << 8)
#define GPIOCTRL 0x08 /* default 000 unused */
#define JACKDETECTCTRL1 0x09 /* default 000 unused */
#define DACCTRL 0x0a /* default 000 */
#define DACCTRL_DACLPOL (1 << 0)
#define DACCTRL_DACRPOL (1 << 1)
#define DACCTRL_AMUTE (1 << 2)
#define DACCTRL_DACOSR128 (1 << 3)
#define DACCTRL_SOFTMUTE (1 << 6)
#define LDACVOL 0x0b /* default 0ff */
#define LDACVOL_MASK 0xff
#define LDACVOL_DACVU (1 << 8)
#define RDACVOL 0x0c /* default 0ff */
#define RDACVOL_MASK 0xff
#define RDACVOL_DACVU (1 << 8)
#define JACKDETECTCTRL2 0x0d /* default 000 unused */
#define ADCCTRL 0x0e /* default 100 */
#define ADCCTRL_ADCLPOL (1 << 0)
#define ADCCTRL_ADCRPOL (1 << 1)
#define ADCCTRL_ADCOSR128 (1 << 3)
#define ADCCTRL_HPFCUT_MASK (7 << 4)
#define ADCCTRL_HPFAPP (1 << 7)
#define ADCCTRL_HPFEN (1 << 8) /* default */
#define LADCVOL 0x0f /* default 0ff */
#define LADCVOL_MASK 0xff
#define LADCVOL_ADCVU (1 << 8)
#define RADCVOL 0x10 /* default 0ff */
#define RADCVOL_MASK 0xff
#define RADCVOL_ADCVU (1 << 8)
#define EQ1 0x12 /* default 12c */
#define EQ2 0x13 /* default 02c */
#define EQ3 0x14 /* default 02c */
#define EQ4 0x15 /* default 02c */
#define EQ5 0x16 /* default 02c */
/* note: WM8758 curruently runs on low power mode. 3 peaking filters
* and 3D will work when M128ENB is enabled + proper code. */
#define EQ1_EQ3DMODE (1 << 8) /* default */
#define EQ_GAIN_MASK 0x1f
#define EQ_CUTOFF_MASK (3 << 5)
#define EQ_GAIN_VALUE(x) (((-x) + 12) & 0x1f)
#define EQ_CUTOFF_VALUE(x) ((((x) - 1) & 0x03) << 5)
#define DACLIMITER1 0x18 /* default 032 unused */
#define DACLIMITER2 0x19 /* default 000 unused */
#define NOTCHFILTER1 0x1b /* default 000 unused */
#define NOTCHFILTER2 0x1c /* default 000 unused */
#define NOTCHFILTER3 0x1d /* default 000 unused */
#define NOTCHFILTER4 0x1e /* default 000 unused */
#define ALCCONTROL1 0x20 /* default 038 unused */
#define ALCCONTROL2 0x21 /* default 00b unused */
#define ALCCONTROL3 0x22 /* default 032 unused */
#define NOISEGATE 0x23 /* default 000 unused */
#define PLLN 0x24 /* default 008 */
#define PLLN_PLLN_MASK 0x0f
#define PLLN_PLLPRESCALE (1 << 4)
#define PLLK1 0x25 /* default 00c */
#define PLLK1_MASK 0x3f
#define PLLK2 0x26 /* default 093 */
#define PLLK3 0x27 /* default 0e9 */
#define THREEDCTRL 0x29 /* default 000 */
#define THREEDCTRL_DEPTH3D_MASK 0x0f
#define OUT4TOADC 0x2a /* default 000 */
#define OUT4TOADC_OUT1DEL (1 << 0)
#define OUT4TOADC_DELEN (1 << 1)
#define OUT4TOADC_POBCTRL (1 << 2)
#define OUT4TOADC_OUT2DEL (1 << 3)
#define OUT4TOADC_VMIDTOG (1 << 4)
#define OUT4TOADC_OUT4_2LNR (1 << 5)
#define OUT4TOADC_OUT4_ADCVOL_MASK (7 << 6)
#define BEEPCTRL 0x2b /* default 000 */
#define BEEPCTRL_DELEN2 (1 << 2)
#define BEEPCTRL_BYPR2LMIX (1 << 7)
#define BEEPCTRL_BYPL2RMIX (1 << 8)
#define INCTRL 0x2c /* default 003 */
#define INCTRL_LIP2INPGA (1 << 0) /* default */
#define INCTRL_LIN2INPGA (1 << 1) /* default */
#define INCTRL_L2_2INPGA (1 << 2)
#define INCTRL_RIP2INPGA (1 << 4)
#define INCTRL_RIN2INPGA (1 << 5)
#define INCTRL_R2_2INPGA (1 << 6)
#define INCTRL_MBVSEL (1 << 8)
#define LINPGAVOL 0x2d /* default 010 */
#define LINPGAVOL_INPGAVOL_MASK 0x3f
#define LINPGAVOL_INPGAMUTEL (1 << 6)
#define LINPGAVOL_INPGAZCL (1 << 7)
#define LINPGAVOL_INPGAVU (1 << 8)
#define RINPGAVOL 0x2e /* default 010 */
#define RINPGAVOL_INPGAVOL_MASK 0x3f
#define RINPGAVOL_INPGAMUTER (1 << 6)
#define RINPGAVOL_INPGAZCR (1 << 7)
#define RINPGAVOL_INPGAVU (1 << 8)
#define LADCBOOST 0x2f /* default 100 */
#define LADCBOOST_L2_2BOOST_MASK (7 << 4)
#define LADCBOOST_L2_2BOOST(x) ((x) << 4)
#define LADCBOOST_PGABOOSTL (1 << 8) /* default */
#define RADCBOOST 0x30 /* default 100 */
#define RADCBOOST_R2_2BOOST_MASK (7 << 4)
#define RADCBOOST_R2_2BOOST(x) ((x) << 4)
#define RADCBOOST_PGABOOSTR (1 << 8) /* default */
#define OUTCTRL 0x31 /* default 002 */
#define OUTCTRL_VROI (1 << 0)
#define OUTCTRL_TSDEN (1 << 1) /* default */
#define OUTCTRL_TSOPCTRL (1 << 2)
#define OUTCTRL_OUT3ENDEL (1 << 3)
#define OUTCTRL_OUT4ENDEL (1 << 4)
#define OUTCTRL_DACR2LMIX (1 << 5)
#define OUTCTRL_DACL2RMIX (1 << 6)
#define OUTCTRL_LINE_COM (1 << 7)
#define OUTCTRL_HP_COM (1 << 8)
#define LOUTMIX 0x32 /* default 001 */
#define LOUTMIX_DACL2LMIX (1 << 0) /* default */
#define LOUTMIX_BYPL2LMIX (1 << 1)
#define LOUTMIX_BYP2LMIXVOL_MASK (7 << 2)
#define LOUTMIX_BYP2LMIXVOL(x) ((x) << 2)
#define ROUTMIX 0x33 /* default 001 */
#define ROUTMIX_DACR2RMIX (1 << 0) /* default */
#define ROUTMIX_BYPR2RMIX (1 << 1)
#define ROUTMIX_BYP2RMIXVOL_MASK (7 << 2)
#define ROUTMIX_BYP2RMIXVOL(x) ((x) << 2)
#define LOUT1VOL 0x34 /* default 039 */
#define LOUT1VOL_MASK 0x3f
#define LOUT1VOL_LOUT1MUTE (1 << 6)
#define LOUT1VOL_LOUT1ZC (1 << 7)
#define LOUT1VOL_OUT1VU (1 << 8)
#define ROUT1VOL 0x35 /* default 039 */
#define ROUT1VOL_MASK 0x3f
#define ROUT1VOL_ROUT1MUTE (1 << 6)
#define ROUT1VOL_ROUT1ZC (1 << 7)
#define ROUT1VOL_OUT1VU (1 << 8)
#define LOUT2VOL 0x36 /* default 039 */
#define LOUT2VOL_MASK 0x3f
#define LOUT2VOL_LOUT2MUTE (1 << 6)
#define LOUT2VOL_LOUT2ZC (1 << 7)
#define LOUT2VOL_OUT2VU (1 << 8)
#define ROUT2VOL 0x37 /* default 039 */
#define ROUT2VOL_MASK 0x3f
#define ROUT2VOL_ROUT2MUTE (1 << 6)
#define ROUT2VOL_ROUT2ZC (1 << 7)
#define ROUT2VOL_OUT2VU (1 << 8)
#define OUT3MIX 0x38 /* default 001 */
#define OUT3MIX_LDAC2OUT3 (1 << 0) /* default */
#define OUT3MIX_LMIX2OUT3 (1 << 1)
#define OUT3MIX_BYPL2OUT3 (1 << 2)
#define OUT3MIX_OUT4_2OUT3 (1 << 3)
#define OUT3MIX_OUT3MUTE (1 << 6)
#define OUT4MIX 0x39 /* default 001 */
#define OUT4MIX_RDAC2OUT4 (1 << 0) /* default */
#define OUT4MIX_RMIX2OUT4 (1 << 1)
#define OUT4MIX_BYPR2OUT4 (1 << 2)
#define OUT4MIX_LDAC2OUT4 (1 << 3)
#define OUT4MIX_LMIX2OUT4 (1 << 4)
#define OUT4MIX_OUT4ATTN (1 << 5)
#define OUT4MIX_OUT4MUTE (1 << 6)
#define OUT4MIX_OUT3_2OUT4 (1 << 7)
#define BIASCTRL 0x3d /* default 000 */
#define BIASCTRL_HALFOPBIAS (1 << 0)
#define BIASCTRL_HALFI_IPGA (1 << 6)
#define BIASCTRL_BIASCUT (1 << 8)
/* Dummy definition, to be removed when the audio driver API gets reworked. */
#define WM8758_44100HZ 0
#endif /* _WM8758_H */
|
