blob: 91c4a67623ed2eafc9e87b4814414fda6294e21c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2005 by Christian Gmeiner
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef _TLV320_H_
#define _TLV320_H_
#define VOLUME_MIN -730
#define VOLUME_MAX 60
extern int tenthdb2master(int db);
/*** definitions ***/
/**
* Sets internal sample rate for DAC and ADC relative to MCLK
* Selection for frequency:
* Fs: tlv: with:
* 11025: 0 = MCLK/2 MCLK/2 SCLK, LRCK: Audio Clk / 16
* 22050: 0 = MCLK/2 MCLK SCLK, LRCK: Audio Clk / 8
* 44100: 1 = MCLK MCLK SCLK, LRCK: Audio Clk / 4 (default)
* 88200: 2 = MCLK*2 MCLK SCLK, LRCK: Audio Clk / 2
*/
extern void audiohw_set_frequency(unsigned fsel);
extern void audiohw_set_headphone_vol(int vol_l, int vol_r);
#define HEADPHONE_MUTE 0x30 /* 0110000 = -73db */
/* ToDo: samplerates */
/* registers */
/* REG_LLIV: Left line input channel volume control */
#define REG_LLIV 0x0
#define LLIV_LRS (1 << 8) /* simultaneous volume/mute update */
#define LLIV_LIM (1 << 7) /* Left line input mute */
#define LLIV_LIV(x) ((x) & 0x1f)/* Left line input volume control */
/* REG_RLIV: Right line input channel volume control */
#define REG_RLIV 0x1
#define RLIV_RLS (1 << 8) /* simultaneous volume/mute update */
#define RLIV_RIM (1 << 7) /* Right line input mute */
#define RLIV_RIV(x) ((x) & 0x1f)/* Right line input volume control */
/* REG_LHV: Left Channel Headphone Volume Control */
#define REG_LHV 0x2
#define LHV_LRS (1 << 8) /* simultaneous volume/mute update */
#define LHV_LZC (1 << 7) /* Left-channel zero-cross detect */
#define LHV_LHV(x) ((x) & 0x7f)/* Left headphone volume control */
/* REG_RHV: Right Channel Headphone Volume Control */
#define REG_RHV 0x3
#define RHV_LRS (1 << 8) /* simultaneous volume/mute update */
#define RHV_RZC (1 << 7) /* Right-channel zero-cross detect */
#define RHV_RHV(x) ((x) & 0x7f)/* Right headphone volume control */
/* REG_AAP: Analog Audio Path Control */
#define REG_AAP 0x4
#define AAP_DAC (1 << 4) /* DAC select */
#define AAP_BYPASS (1 << 3) /* bypass */
#define AAP_INSEL (1 << 2) /* Input select for ADC */
#define AAP_MICM (1 << 1) /* Microphone mute */
#define AAP_MICB (1 << 0) /* Microphone boost */
/* REG_DAP: Digital Audio Path Control */
#define REG_DAP 0x5
#define DAP_DACM (1 << 3) /* DAC soft mute */
#define DAP_DEEMP_32 (1 << 1) /* De-emphasis control: 32 kHz */
#define DAP_DEEMP_44 (2 << 1) /* De-emphasis control: 44.1 kHz */
#define DAP_DEEMP_48 (3 << 1) /* De-emphasis control: 48 kHz */
#define DAP_ADCHP (1 << 0) /* ADC high-pass filter */
/* REG_PC: Power Down Control */
#define REG_PC 0x6
#define PC_OFF (1 << 7) /* Device power */
#define PC_CLK (1 << 6) /* Clock */
#define PC_OSC (1 << 5) /* Oscillator */
#define PC_OUT (1 << 4) /* Outputs */
#define PC_DAC (1 << 3) /* DAC */
#define PC_ADC (1 << 2) /* ADC */
#define PC_MIC (1 << 1) /* Microphone input */
#define PC_LINE (1 << 0) /* Line input */
/* REG_DAIF: Digital Audio Interface Format */
#define REG_DAIF 0x7
#define DAIF_MS (1 << 6) /* Master/slave mode */
#define DAIF_LRSWAP (1 << 5) /* DAC left/right swap */
#define DAIF_LRP (1 << 4) /* DAC left/right phase */
#define DAIF_IWL_16 (0 << 2) /* Input bit length: 16 bit */
#define DAIF_IWL_20 (1 << 2) /* Input bit length: 20 bit */
#define DAIF_IWL_24 (2 << 2) /* Input bit length: 24 bit */
#define DAIF_IWL_32 (3 << 2) /* Input bit length: 32 bit */
#define DAIF_FOR_DSP (3 << 0) /* Data format: DSP */
#define DAIF_FOR_I2S (2 << 0) /* Data format: I2S */
#define DAIF_FOR_MSBL (1 << 0) /* Data format: MSB first, left aligned */
#define DAIF_FOR_MSBR (0 << 0) /* Data format: MSB first, right aligned */
/* REG_SRC: Sample Rate Control */
#define REG_SRC 0x8
#define SRC_CLKIN (1 << 6) /* Clock input divider */
#define SRC_CLKOUT (1 << 7) /* Clock output divider */
/*#define SRC_SR ()*/
#define SRC_BOSR (1 << 1) /* Base oversampling rate, depends on SRC_USB */
#define SRC_USB (1 << 0) /* Clock mode select */
/* REG_DIA: Digital Interface Activation */
#define REG_DIA 0x9
#define DIA_ACT (1 << 0) /* Activate interface */
/* REG_RR: Reset Register */
#define REG_RR 0xf
#define RR_RESET 0 /* Reset */
#endif /*_TLV320_H_*/
|
