diff options
| author | Bertrik Sikken <bertrik@sikken.nl> | 2009-07-19 22:45:32 +0000 |
|---|---|---|
| committer | Bertrik Sikken <bertrik@sikken.nl> | 2009-07-19 22:45:32 +0000 |
| commit | 0d2005c6f8699dc1a1dd0faba851ba7702833ac9 (patch) | |
| tree | 7ce8ea6c23cc8cea26d8b341b07a59c7a663508d /firmware | |
| parent | 4755798f374f1f7204b8d666ca7e85886e594562 (diff) | |
Update the uda1380 codec driver to allow it to be used without the WSPLL for playback and allow the use of a 256Fs clock signal directly at the SYSCLK input instead. This is required for the Meizus.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@21975 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware')
| -rw-r--r-- | firmware/drivers/audio/uda1380.c | 22 |
1 files changed, 20 insertions, 2 deletions
diff --git a/firmware/drivers/audio/uda1380.c b/firmware/drivers/audio/uda1380.c index 11a0604a1b..0add100393 100644 --- a/firmware/drivers/audio/uda1380.c +++ b/firmware/drivers/audio/uda1380.c @@ -29,6 +29,17 @@ #include "audiohw.h" +/* The UDA1380 requires a clock signal at a multiple of the sample rate + (256Fs, 384Fs, 512Fs or 768Fs, where Fs = sample rate). + Some targets are able to supply this clock directly to the SYSCLK input. + The H100 and H300 coldfire targets are limited in the selection of + frequencies for this clock signal so they use a PLL inside the UDA1380 + (called the WSPLL) to regenerate it from the LRCK signal off the IIS bus. +*/ +#if defined(IRIVER_H100_SERIES) || defined(IRIVER_H300_SERIES) +#define USE_WSPLL +#endif + const struct sound_settings_info audiohw_settings[] = { [SOUND_VOLUME] = {"dB", 0, 1, -84, 0, -25}, [SOUND_BASS] = {"dB", 0, 2, 0, 24, 0}, @@ -83,8 +94,11 @@ short recgain_line; #define NUM_DEFAULT_REGS 13 unsigned short uda1380_defaults[2*NUM_DEFAULT_REGS] = { - REG_0, EN_DAC | EN_INT | EN_DEC | ADC_CLK | DAC_CLK | - SYSCLK_256FS | WSPLL_25_50, + REG_0, EN_DAC | EN_INT | EN_DEC | +#ifdef USE_WSPLL + ADC_CLK | DAC_CLK | WSPLL_25_50 | +#endif + SYSCLK_256FS, REG_I2S, I2S_IFMT_IIS, REG_PWR, PON_PLL | PON_BIAS, /* PON_HP & PON_DAC is enabled later */ @@ -295,7 +309,9 @@ void audiohw_close(void) */ void audiohw_enable_recording(bool source_mic) { +#ifdef USE_WSPLL uda1380_regs[REG_0] &= ~(ADC_CLK | DAC_CLK); +#endif uda1380_write_reg(REG_0, uda1380_regs[REG_0] | EN_ADC); if (source_mic) @@ -340,7 +356,9 @@ void audiohw_disable_recording(void) uda1380_write_reg(REG_PWR, uda1380_regs[REG_PWR]); uda1380_regs[REG_0] &= ~EN_ADC; +#ifdef USE_WSPLL uda1380_write_reg(REG_0, uda1380_regs[REG_0] | ADC_CLK | DAC_CLK); +#endif uda1380_write_reg(REG_ADC, SKIP_DCFIL); } |