summaryrefslogtreecommitdiff
path: root/firmware/target/arm/imx31/gigabeat-s/system-target.h
diff options
context:
space:
mode:
authorMichael Sevakis <jethead71@rockbox.org>2008-05-02 00:30:06 +0000
committerMichael Sevakis <jethead71@rockbox.org>2008-05-02 00:30:06 +0000
commitf74cf934d6db74c5a0f88be1fddb47753d7d9ebd (patch)
tree30bf7d38ae22deb1367e587f82336861f50fdcf7 /firmware/target/arm/imx31/gigabeat-s/system-target.h
parent1f7a72f3115afa52110cc561b353f6ff2235c19a (diff)
Fix an oops in ARMv6 flush_icache.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@17301 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware/target/arm/imx31/gigabeat-s/system-target.h')
-rw-r--r--firmware/target/arm/imx31/gigabeat-s/system-target.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/firmware/target/arm/imx31/gigabeat-s/system-target.h b/firmware/target/arm/imx31/gigabeat-s/system-target.h
index e48b5d1ed1..241f215dc1 100644
--- a/firmware/target/arm/imx31/gigabeat-s/system-target.h
+++ b/firmware/target/arm/imx31/gigabeat-s/system-target.h
@@ -60,7 +60,7 @@ static inline void flush_icache(void)
/* Clean entire data cache */
"mcr p15, 0, %0, c7, c10, 0 \n"
/* Data synchronization barrier */
- "mcr p15, 0, r2, c7, c10, 4 \n"
+ "mcr p15, 0, %0, c7, c10, 4 \n"
: : "r"(0)
);
}