blob: 53adaab64f288567213eb58d02795fc231448b1c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Information for the Marvell Armada MMP camera
*/
#include <media/v4l2-mediabus.h>
enum dphy3_algo {
DPHY3_ALGO_DEFAULT = 0,
DPHY3_ALGO_PXA910,
DPHY3_ALGO_PXA2128
};
struct mmp_camera_platform_data {
enum v4l2_mbus_type bus_type;
int mclk_src; /* which clock source the MCLK derives from */
int mclk_div; /* Clock Divider Value for MCLK */
/*
* MIPI support
*/
int dphy[3]; /* DPHY: CSI2_DPHY3, CSI2_DPHY5, CSI2_DPHY6 */
enum dphy3_algo dphy3_algo; /* algos for calculate CSI2_DPHY3 */
int lane; /* ccic used lane number; 0 means DVP mode */
int lane_clk;
};
|
