blob: 3f00954fcdba8897926acaacac94db88c2316909 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_TPC5_CFG_REGS_H_
#define ASIC_REG_TPC5_CFG_REGS_H_
/*
*****************************************
* TPC5_CFG (Prototype: TPC)
*****************************************
*/
#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW 0xF46400
#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH 0xF46404
#define mmTPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE 0xF46408
#define mmTPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG 0xF4640C
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE 0xF46410
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE 0xF46414
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET 0xF46418
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE 0xF4641C
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE 0xF46420
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET 0xF46424
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE 0xF46428
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE 0xF4642C
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET 0xF46430
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE 0xF46434
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE 0xF46438
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET 0xF4643C
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE 0xF46440
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE 0xF46444
#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET 0xF46448
#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW 0xF4644C
#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH 0xF46450
#define mmTPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE 0xF46454
#define mmTPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG 0xF46458
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE 0xF4645C
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE 0xF46460
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET 0xF46464
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE 0xF46468
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE 0xF4646C
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET 0xF46470
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE 0xF46474
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE 0xF46478
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET 0xF4647C
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE 0xF46480
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE 0xF46484
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET 0xF46488
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE 0xF4648C
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE 0xF46490
#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET 0xF46494
#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW 0xF46498
#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH 0xF4649C
#define mmTPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE 0xF464A0
#define mmTPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG 0xF464A4
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE 0xF464A8
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE 0xF464AC
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET 0xF464B0
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE 0xF464B4
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE 0xF464B8
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET 0xF464BC
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE 0xF464C0
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE 0xF464C4
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET 0xF464C8
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE 0xF464CC
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE 0xF464D0
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET 0xF464D4
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE 0xF464D8
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE 0xF464DC
#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET 0xF464E0
#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW 0xF464E4
#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH 0xF464E8
#define mmTPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE 0xF464EC
#define mmTPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG 0xF464F0
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE 0xF464F4
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE 0xF464F8
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET 0xF464FC
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE 0xF46500
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE 0xF46504
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET 0xF46508
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE 0xF4650C
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE 0xF46510
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET 0xF46514
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE 0xF46518
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE 0xF4651C
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET 0xF46520
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE 0xF46524
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE 0xF46528
#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET 0xF4652C
#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW 0xF46530
#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH 0xF46534
#define mmTPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE 0xF46538
#define mmTPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG 0xF4653C
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE 0xF46540
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE 0xF46544
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET 0xF46548
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE 0xF4654C
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE 0xF46550
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET 0xF46554
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE 0xF46558
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE 0xF4655C
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET 0xF46560
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE 0xF46564
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE 0xF46568
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET 0xF4656C
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE 0xF46570
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE 0xF46574
#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET 0xF46578
#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW 0xF4657C
#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH 0xF46580
#define mmTPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE 0xF46584
#define mmTPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG 0xF46588
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE 0xF4658C
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE 0xF46590
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET 0xF46594
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE 0xF46598
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE 0xF4659C
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET 0xF465A0
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE 0xF465A4
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE 0xF465A8
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET 0xF465AC
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE 0xF465B0
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE 0xF465B4
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET 0xF465B8
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE 0xF465BC
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE 0xF465C0
#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET 0xF465C4
#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW 0xF465C8
#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH 0xF465CC
#define mmTPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE 0xF465D0
#define mmTPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG 0xF465D4
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE 0xF465D8
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE 0xF465DC
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET 0xF465E0
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE 0xF465E4
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE 0xF465E8
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET 0xF465EC
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE 0xF465F0
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE 0xF465F4
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET 0xF465F8
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE 0xF465FC
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE 0xF46600
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET 0xF46604
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE 0xF46608
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE 0xF4660C
#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET 0xF46610
#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW 0xF46614
#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH 0xF46618
#define mmTPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE 0xF4661C
#define mmTPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG 0xF46620
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE 0xF46624
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE 0xF46628
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET 0xF4662C
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE 0xF46630
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE 0xF46634
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET 0xF46638
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE 0xF4663C
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE 0xF46640
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET 0xF46644
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE 0xF46648
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE 0xF4664C
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET 0xF46650
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE 0xF46654
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE 0xF46658
#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET 0xF4665C
#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW 0xF46660
#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH 0xF46664
#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_0 0xF46668
#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_0 0xF4666C
#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_1 0xF46670
#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_1 0xF46674
#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_2 0xF46678
#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_2 0xF4667C
#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_3 0xF46680
#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_3 0xF46684
#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_4 0xF46688
#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_4 0xF4668C
#define mmTPC5_CFG_KERNEL_SRF_0 0xF46690
#define mmTPC5_CFG_KERNEL_SRF_1 0xF46694
#define mmTPC5_CFG_KERNEL_SRF_2 0xF46698
#define mmTPC5_CFG_KERNEL_SRF_3 0xF4669C
#define mmTPC5_CFG_KERNEL_SRF_4 0xF466A0
#define mmTPC5_CFG_KERNEL_SRF_5 0xF466A4
#define mmTPC5_CFG_KERNEL_SRF_6 0xF466A8
#define mmTPC5_CFG_KERNEL_SRF_7 0xF466AC
#define mmTPC5_CFG_KERNEL_SRF_8 0xF466B0
#define mmTPC5_CFG_KERNEL_SRF_9 0xF466B4
#define mmTPC5_CFG_KERNEL_SRF_10 0xF466B8
#define mmTPC5_CFG_KERNEL_SRF_11 0xF466BC
#define mmTPC5_CFG_KERNEL_SRF_12 0xF466C0
#define mmTPC5_CFG_KERNEL_SRF_13 0xF466C4
#define mmTPC5_CFG_KERNEL_SRF_14 0xF466C8
#define mmTPC5_CFG_KERNEL_SRF_15 0xF466CC
#define mmTPC5_CFG_KERNEL_SRF_16 0xF466D0
#define mmTPC5_CFG_KERNEL_SRF_17 0xF466D4
#define mmTPC5_CFG_KERNEL_SRF_18 0xF466D8
#define mmTPC5_CFG_KERNEL_SRF_19 0xF466DC
#define mmTPC5_CFG_KERNEL_SRF_20 0xF466E0
#define mmTPC5_CFG_KERNEL_SRF_21 0xF466E4
#define mmTPC5_CFG_KERNEL_SRF_22 0xF466E8
#define mmTPC5_CFG_KERNEL_SRF_23 0xF466EC
#define mmTPC5_CFG_KERNEL_SRF_24 0xF466F0
#define mmTPC5_CFG_KERNEL_SRF_25 0xF466F4
#define mmTPC5_CFG_KERNEL_SRF_26 0xF466F8
#define mmTPC5_CFG_KERNEL_SRF_27 0xF466FC
#define mmTPC5_CFG_KERNEL_SRF_28 0xF46700
#define mmTPC5_CFG_KERNEL_SRF_29 0xF46704
#define mmTPC5_CFG_KERNEL_SRF_30 0xF46708
#define mmTPC5_CFG_KERNEL_SRF_31 0xF4670C
#define mmTPC5_CFG_KERNEL_KERNEL_CONFIG 0xF46710
#define mmTPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE 0xF46714
#define mmTPC5_CFG_RESERVED_DESC_END 0xF46738
#define mmTPC5_CFG_ROUND_CSR 0xF467FC
#define mmTPC5_CFG_TBUF_BASE_ADDR_LOW 0xF46800
#define mmTPC5_CFG_TBUF_BASE_ADDR_HIGH 0xF46804
#define mmTPC5_CFG_SEMAPHORE 0xF46808
#define mmTPC5_CFG_VFLAGS 0xF4680C
#define mmTPC5_CFG_SFLAGS 0xF46810
#define mmTPC5_CFG_LFSR_POLYNOM 0xF46818
#define mmTPC5_CFG_STATUS 0xF4681C
#define mmTPC5_CFG_CFG_BASE_ADDRESS_HIGH 0xF46820
#define mmTPC5_CFG_CFG_SUBTRACT_VALUE 0xF46824
#define mmTPC5_CFG_SM_BASE_ADDRESS_LOW 0xF46828
#define mmTPC5_CFG_SM_BASE_ADDRESS_HIGH 0xF4682C
#define mmTPC5_CFG_TPC_CMD 0xF46830
#define mmTPC5_CFG_TPC_EXECUTE 0xF46838
#define mmTPC5_CFG_TPC_STALL 0xF4683C
#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_LOW 0xF46840
#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_HIGH 0xF46844
#define mmTPC5_CFG_MSS_CONFIG 0xF46854
#define mmTPC5_CFG_TPC_INTR_CAUSE 0xF46858
#define mmTPC5_CFG_TPC_INTR_MASK 0xF4685C
#define mmTPC5_CFG_TSB_CONFIG 0xF46860
#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW 0xF46A00
#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH 0xF46A04
#define mmTPC5_CFG_QM_TENSOR_0_PADDING_VALUE 0xF46A08
#define mmTPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG 0xF46A0C
#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_SIZE 0xF46A10
#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE 0xF46A14
#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET 0xF46A18
#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_SIZE 0xF46A1C
#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE 0xF46A20
#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET 0xF46A24
#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_SIZE 0xF46A28
#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE 0xF46A2C
#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET 0xF46A30
#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_SIZE 0xF46A34
#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE 0xF46A38
#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET 0xF46A3C
#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_SIZE 0xF46A40
#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE 0xF46A44
#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET 0xF46A48
#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW 0xF46A4C
#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH 0xF46A50
#define mmTPC5_CFG_QM_TENSOR_1_PADDING_VALUE 0xF46A54
#define mmTPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG 0xF46A58
#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_SIZE 0xF46A5C
#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE 0xF46A60
#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET 0xF46A64
#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_SIZE 0xF46A68
#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE 0xF46A6C
#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET 0xF46A70
#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_SIZE 0xF46A74
#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE 0xF46A78
#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET 0xF46A7C
#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_SIZE 0xF46A80
#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE 0xF46A84
#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET 0xF46A88
#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_SIZE 0xF46A8C
#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE 0xF46A90
#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET 0xF46A94
#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW 0xF46A98
#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH 0xF46A9C
#define mmTPC5_CFG_QM_TENSOR_2_PADDING_VALUE 0xF46AA0
#define mmTPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG 0xF46AA4
#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_SIZE 0xF46AA8
#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE 0xF46AAC
#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET 0xF46AB0
#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_SIZE 0xF46AB4
#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE 0xF46AB8
#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET 0xF46ABC
#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_SIZE 0xF46AC0
#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE 0xF46AC4
#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET 0xF46AC8
#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_SIZE 0xF46ACC
#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE 0xF46AD0
#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET 0xF46AD4
#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_SIZE 0xF46AD8
#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE 0xF46ADC
#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET 0xF46AE0
#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW 0xF46AE4
#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH 0xF46AE8
#define mmTPC5_CFG_QM_TENSOR_3_PADDING_VALUE 0xF46AEC
#define mmTPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG 0xF46AF0
#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_SIZE 0xF46AF4
#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE 0xF46AF8
#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET 0xF46AFC
#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_SIZE 0xF46B00
#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE 0xF46B04
#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET 0xF46B08
#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_SIZE 0xF46B0C
#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE 0xF46B10
#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET 0xF46B14
#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_SIZE 0xF46B18
#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE 0xF46B1C
#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET 0xF46B20
#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_SIZE 0xF46B24
#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE 0xF46B28
#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET 0xF46B2C
#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW 0xF46B30
#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH 0xF46B34
#define mmTPC5_CFG_QM_TENSOR_4_PADDING_VALUE 0xF46B38
#define mmTPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG 0xF46B3C
#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_SIZE 0xF46B40
#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE 0xF46B44
#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET 0xF46B48
#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_SIZE 0xF46B4C
#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE 0xF46B50
#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET 0xF46B54
#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_SIZE 0xF46B58
#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE 0xF46B5C
#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET 0xF46B60
#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_SIZE 0xF46B64
#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE 0xF46B68
#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET 0xF46B6C
#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_SIZE 0xF46B70
#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE 0xF46B74
#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET 0xF46B78
#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW 0xF46B7C
#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH 0xF46B80
#define mmTPC5_CFG_QM_TENSOR_5_PADDING_VALUE 0xF46B84
#define mmTPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG 0xF46B88
#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_SIZE 0xF46B8C
#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE 0xF46B90
#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET 0xF46B94
#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_SIZE 0xF46B98
#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE 0xF46B9C
#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET 0xF46BA0
#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_SIZE 0xF46BA4
#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE 0xF46BA8
#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET 0xF46BAC
#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_SIZE 0xF46BB0
#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE 0xF46BB4
#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET 0xF46BB8
#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_SIZE 0xF46BBC
#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE 0xF46BC0
#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET 0xF46BC4
#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW 0xF46BC8
#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH 0xF46BCC
#define mmTPC5_CFG_QM_TENSOR_6_PADDING_VALUE 0xF46BD0
#define mmTPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG 0xF46BD4
#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_SIZE 0xF46BD8
#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE 0xF46BDC
#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET 0xF46BE0
#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_SIZE 0xF46BE4
#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE 0xF46BE8
#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET 0xF46BEC
#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_SIZE 0xF46BF0
#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE 0xF46BF4
#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET 0xF46BF8
#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_SIZE 0xF46BFC
#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE 0xF46C00
#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET 0xF46C04
#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_SIZE 0xF46C08
#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE 0xF46C0C
#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET 0xF46C10
#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW 0xF46C14
#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH 0xF46C18
#define mmTPC5_CFG_QM_TENSOR_7_PADDING_VALUE 0xF46C1C
#define mmTPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG 0xF46C20
#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_SIZE 0xF46C24
#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE 0xF46C28
#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET 0xF46C2C
#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_SIZE 0xF46C30
#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE 0xF46C34
#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET 0xF46C38
#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_SIZE 0xF46C3C
#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE 0xF46C40
#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET 0xF46C44
#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_SIZE 0xF46C48
#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE 0xF46C4C
#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET 0xF46C50
#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_SIZE 0xF46C54
#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE 0xF46C58
#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET 0xF46C5C
#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW 0xF46C60
#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH 0xF46C64
#define mmTPC5_CFG_QM_TID_BASE_DIM_0 0xF46C68
#define mmTPC5_CFG_QM_TID_SIZE_DIM_0 0xF46C6C
#define mmTPC5_CFG_QM_TID_BASE_DIM_1 0xF46C70
#define mmTPC5_CFG_QM_TID_SIZE_DIM_1 0xF46C74
#define mmTPC5_CFG_QM_TID_BASE_DIM_2 0xF46C78
#define mmTPC5_CFG_QM_TID_SIZE_DIM_2 0xF46C7C
#define mmTPC5_CFG_QM_TID_BASE_DIM_3 0xF46C80
#define mmTPC5_CFG_QM_TID_SIZE_DIM_3 0xF46C84
#define mmTPC5_CFG_QM_TID_BASE_DIM_4 0xF46C88
#define mmTPC5_CFG_QM_TID_SIZE_DIM_4 0xF46C8C
#define mmTPC5_CFG_QM_SRF_0 0xF46C90
#define mmTPC5_CFG_QM_SRF_1 0xF46C94
#define mmTPC5_CFG_QM_SRF_2 0xF46C98
#define mmTPC5_CFG_QM_SRF_3 0xF46C9C
#define mmTPC5_CFG_QM_SRF_4 0xF46CA0
#define mmTPC5_CFG_QM_SRF_5 0xF46CA4
#define mmTPC5_CFG_QM_SRF_6 0xF46CA8
#define mmTPC5_CFG_QM_SRF_7 0xF46CAC
#define mmTPC5_CFG_QM_SRF_8 0xF46CB0
#define mmTPC5_CFG_QM_SRF_9 0xF46CB4
#define mmTPC5_CFG_QM_SRF_10 0xF46CB8
#define mmTPC5_CFG_QM_SRF_11 0xF46CBC
#define mmTPC5_CFG_QM_SRF_12 0xF46CC0
#define mmTPC5_CFG_QM_SRF_13 0xF46CC4
#define mmTPC5_CFG_QM_SRF_14 0xF46CC8
#define mmTPC5_CFG_QM_SRF_15 0xF46CCC
#define mmTPC5_CFG_QM_SRF_16 0xF46CD0
#define mmTPC5_CFG_QM_SRF_17 0xF46CD4
#define mmTPC5_CFG_QM_SRF_18 0xF46CD8
#define mmTPC5_CFG_QM_SRF_19 0xF46CDC
#define mmTPC5_CFG_QM_SRF_20 0xF46CE0
#define mmTPC5_CFG_QM_SRF_21 0xF46CE4
#define mmTPC5_CFG_QM_SRF_22 0xF46CE8
#define mmTPC5_CFG_QM_SRF_23 0xF46CEC
#define mmTPC5_CFG_QM_SRF_24 0xF46CF0
#define mmTPC5_CFG_QM_SRF_25 0xF46CF4
#define mmTPC5_CFG_QM_SRF_26 0xF46CF8
#define mmTPC5_CFG_QM_SRF_27 0xF46CFC
#define mmTPC5_CFG_QM_SRF_28 0xF46D00
#define mmTPC5_CFG_QM_SRF_29 0xF46D04
#define mmTPC5_CFG_QM_SRF_30 0xF46D08
#define mmTPC5_CFG_QM_SRF_31 0xF46D0C
#define mmTPC5_CFG_QM_KERNEL_CONFIG 0xF46D10
#define mmTPC5_CFG_QM_SYNC_OBJECT_MESSAGE 0xF46D14
#define mmTPC5_CFG_ARUSER 0xF46D18
#define mmTPC5_CFG_AWUSER 0xF46D1C
#define mmTPC5_CFG_FUNC_MBIST_CNTRL 0xF46E00
#define mmTPC5_CFG_FUNC_MBIST_PAT 0xF46E04
#define mmTPC5_CFG_FUNC_MBIST_MEM_0 0xF46E08
#define mmTPC5_CFG_FUNC_MBIST_MEM_1 0xF46E0C
#define mmTPC5_CFG_FUNC_MBIST_MEM_2 0xF46E10
#define mmTPC5_CFG_FUNC_MBIST_MEM_3 0xF46E14
#define mmTPC5_CFG_FUNC_MBIST_MEM_4 0xF46E18
#define mmTPC5_CFG_FUNC_MBIST_MEM_5 0xF46E1C
#define mmTPC5_CFG_FUNC_MBIST_MEM_6 0xF46E20
#define mmTPC5_CFG_FUNC_MBIST_MEM_7 0xF46E24
#define mmTPC5_CFG_FUNC_MBIST_MEM_8 0xF46E28
#define mmTPC5_CFG_FUNC_MBIST_MEM_9 0xF46E2C
#endif /* ASIC_REG_TPC5_CFG_REGS_H_ */
|