blob: 80d97ee3d8d6c30526460c55f2d44b1de1626a54 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_TPC0_QM_MASKS_H_
#define ASIC_REG_TPC0_QM_MASKS_H_
/*
*****************************************
* TPC0_QM (Prototype: QMAN)
*****************************************
*/
/* TPC0_QM_GLBL_CFG0 */
#define TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT 0
#define TPC0_QM_GLBL_CFG0_PQF_EN_MASK 0x1
#define TPC0_QM_GLBL_CFG0_CQF_EN_SHIFT 1
#define TPC0_QM_GLBL_CFG0_CQF_EN_MASK 0x2
#define TPC0_QM_GLBL_CFG0_CP_EN_SHIFT 2
#define TPC0_QM_GLBL_CFG0_CP_EN_MASK 0x4
#define TPC0_QM_GLBL_CFG0_DMA_EN_SHIFT 3
#define TPC0_QM_GLBL_CFG0_DMA_EN_MASK 0x8
/* TPC0_QM_GLBL_CFG1 */
#define TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT 0
#define TPC0_QM_GLBL_CFG1_PQF_STOP_MASK 0x1
#define TPC0_QM_GLBL_CFG1_CQF_STOP_SHIFT 1
#define TPC0_QM_GLBL_CFG1_CQF_STOP_MASK 0x2
#define TPC0_QM_GLBL_CFG1_CP_STOP_SHIFT 2
#define TPC0_QM_GLBL_CFG1_CP_STOP_MASK 0x4
#define TPC0_QM_GLBL_CFG1_DMA_STOP_SHIFT 3
#define TPC0_QM_GLBL_CFG1_DMA_STOP_MASK 0x8
#define TPC0_QM_GLBL_CFG1_PQF_FLUSH_SHIFT 8
#define TPC0_QM_GLBL_CFG1_PQF_FLUSH_MASK 0x100
#define TPC0_QM_GLBL_CFG1_CQF_FLUSH_SHIFT 9
#define TPC0_QM_GLBL_CFG1_CQF_FLUSH_MASK 0x200
#define TPC0_QM_GLBL_CFG1_CP_FLUSH_SHIFT 10
#define TPC0_QM_GLBL_CFG1_CP_FLUSH_MASK 0x400
#define TPC0_QM_GLBL_CFG1_DMA_FLUSH_SHIFT 11
#define TPC0_QM_GLBL_CFG1_DMA_FLUSH_MASK 0x800
/* TPC0_QM_GLBL_PROT */
#define TPC0_QM_GLBL_PROT_PQF_PROT_SHIFT 0
#define TPC0_QM_GLBL_PROT_PQF_PROT_MASK 0x1
#define TPC0_QM_GLBL_PROT_CQF_PROT_SHIFT 1
#define TPC0_QM_GLBL_PROT_CQF_PROT_MASK 0x2
#define TPC0_QM_GLBL_PROT_CP_PROT_SHIFT 2
#define TPC0_QM_GLBL_PROT_CP_PROT_MASK 0x4
#define TPC0_QM_GLBL_PROT_DMA_PROT_SHIFT 3
#define TPC0_QM_GLBL_PROT_DMA_PROT_MASK 0x8
#define TPC0_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT 4
#define TPC0_QM_GLBL_PROT_PQF_ERR_PROT_MASK 0x10
#define TPC0_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT 5
#define TPC0_QM_GLBL_PROT_CQF_ERR_PROT_MASK 0x20
#define TPC0_QM_GLBL_PROT_CP_ERR_PROT_SHIFT 6
#define TPC0_QM_GLBL_PROT_CP_ERR_PROT_MASK 0x40
#define TPC0_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT 7
#define TPC0_QM_GLBL_PROT_DMA_ERR_PROT_MASK 0x80
/* TPC0_QM_GLBL_ERR_CFG */
#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_INT_EN_SHIFT 0
#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_INT_EN_MASK 0x1
#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT 1
#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK 0x2
#define TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT 2
#define TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK 0x4
#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_INT_EN_SHIFT 3
#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_INT_EN_MASK 0x8
#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT 4
#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK 0x10
#define TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT 5
#define TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK 0x20
#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_INT_EN_SHIFT 6
#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_INT_EN_MASK 0x40
#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT 7
#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK 0x80
#define TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT 8
#define TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK 0x100
#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_INT_EN_SHIFT 9
#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_INT_EN_MASK 0x200
#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT 10
#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_MASK 0x400
#define TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT 11
#define TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_MASK 0x800
/* TPC0_QM_GLBL_ERR_ADDR_LO */
#define TPC0_QM_GLBL_ERR_ADDR_LO_VAL_SHIFT 0
#define TPC0_QM_GLBL_ERR_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_GLBL_ERR_ADDR_HI */
#define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_SHIFT 0
#define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_GLBL_ERR_WDATA */
#define TPC0_QM_GLBL_ERR_WDATA_VAL_SHIFT 0
#define TPC0_QM_GLBL_ERR_WDATA_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_GLBL_SECURE_PROPS */
#define TPC0_QM_GLBL_SECURE_PROPS_ASID_SHIFT 0
#define TPC0_QM_GLBL_SECURE_PROPS_ASID_MASK 0x3FF
#define TPC0_QM_GLBL_SECURE_PROPS_MMBP_SHIFT 10
#define TPC0_QM_GLBL_SECURE_PROPS_MMBP_MASK 0x400
/* TPC0_QM_GLBL_NON_SECURE_PROPS */
#define TPC0_QM_GLBL_NON_SECURE_PROPS_ASID_SHIFT 0
#define TPC0_QM_GLBL_NON_SECURE_PROPS_ASID_MASK 0x3FF
#define TPC0_QM_GLBL_NON_SECURE_PROPS_MMBP_SHIFT 10
#define TPC0_QM_GLBL_NON_SECURE_PROPS_MMBP_MASK 0x400
/* TPC0_QM_GLBL_STS0 */
#define TPC0_QM_GLBL_STS0_PQF_IDLE_SHIFT 0
#define TPC0_QM_GLBL_STS0_PQF_IDLE_MASK 0x1
#define TPC0_QM_GLBL_STS0_CQF_IDLE_SHIFT 1
#define TPC0_QM_GLBL_STS0_CQF_IDLE_MASK 0x2
#define TPC0_QM_GLBL_STS0_CP_IDLE_SHIFT 2
#define TPC0_QM_GLBL_STS0_CP_IDLE_MASK 0x4
#define TPC0_QM_GLBL_STS0_DMA_IDLE_SHIFT 3
#define TPC0_QM_GLBL_STS0_DMA_IDLE_MASK 0x8
#define TPC0_QM_GLBL_STS0_PQF_IS_STOP_SHIFT 4
#define TPC0_QM_GLBL_STS0_PQF_IS_STOP_MASK 0x10
#define TPC0_QM_GLBL_STS0_CQF_IS_STOP_SHIFT 5
#define TPC0_QM_GLBL_STS0_CQF_IS_STOP_MASK 0x20
#define TPC0_QM_GLBL_STS0_CP_IS_STOP_SHIFT 6
#define TPC0_QM_GLBL_STS0_CP_IS_STOP_MASK 0x40
#define TPC0_QM_GLBL_STS0_DMA_IS_STOP_SHIFT 7
#define TPC0_QM_GLBL_STS0_DMA_IS_STOP_MASK 0x80
/* TPC0_QM_GLBL_STS1 */
#define TPC0_QM_GLBL_STS1_PQF_RD_ERR_SHIFT 0
#define TPC0_QM_GLBL_STS1_PQF_RD_ERR_MASK 0x1
#define TPC0_QM_GLBL_STS1_CQF_RD_ERR_SHIFT 1
#define TPC0_QM_GLBL_STS1_CQF_RD_ERR_MASK 0x2
#define TPC0_QM_GLBL_STS1_CP_RD_ERR_SHIFT 2
#define TPC0_QM_GLBL_STS1_CP_RD_ERR_MASK 0x4
#define TPC0_QM_GLBL_STS1_CP_UNDEF_CMD_ERR_SHIFT 3
#define TPC0_QM_GLBL_STS1_CP_UNDEF_CMD_ERR_MASK 0x8
#define TPC0_QM_GLBL_STS1_CP_STOP_OP_SHIFT 4
#define TPC0_QM_GLBL_STS1_CP_STOP_OP_MASK 0x10
#define TPC0_QM_GLBL_STS1_CP_MSG_WR_ERR_SHIFT 5
#define TPC0_QM_GLBL_STS1_CP_MSG_WR_ERR_MASK 0x20
#define TPC0_QM_GLBL_STS1_DMA_RD_ERR_SHIFT 8
#define TPC0_QM_GLBL_STS1_DMA_RD_ERR_MASK 0x100
#define TPC0_QM_GLBL_STS1_DMA_WR_ERR_SHIFT 9
#define TPC0_QM_GLBL_STS1_DMA_WR_ERR_MASK 0x200
#define TPC0_QM_GLBL_STS1_DMA_RD_MSG_ERR_SHIFT 10
#define TPC0_QM_GLBL_STS1_DMA_RD_MSG_ERR_MASK 0x400
#define TPC0_QM_GLBL_STS1_DMA_WR_MSG_ERR_SHIFT 11
#define TPC0_QM_GLBL_STS1_DMA_WR_MSG_ERR_MASK 0x800
/* TPC0_QM_PQ_BASE_LO */
#define TPC0_QM_PQ_BASE_LO_VAL_SHIFT 0
#define TPC0_QM_PQ_BASE_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_BASE_HI */
#define TPC0_QM_PQ_BASE_HI_VAL_SHIFT 0
#define TPC0_QM_PQ_BASE_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_SIZE */
#define TPC0_QM_PQ_SIZE_VAL_SHIFT 0
#define TPC0_QM_PQ_SIZE_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_PI */
#define TPC0_QM_PQ_PI_VAL_SHIFT 0
#define TPC0_QM_PQ_PI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_CI */
#define TPC0_QM_PQ_CI_VAL_SHIFT 0
#define TPC0_QM_PQ_CI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_CFG0 */
#define TPC0_QM_PQ_CFG0_RESERVED_SHIFT 0
#define TPC0_QM_PQ_CFG0_RESERVED_MASK 0x1
/* TPC0_QM_PQ_CFG1 */
#define TPC0_QM_PQ_CFG1_CREDIT_LIM_SHIFT 0
#define TPC0_QM_PQ_CFG1_CREDIT_LIM_MASK 0xFFFF
#define TPC0_QM_PQ_CFG1_MAX_INFLIGHT_SHIFT 16
#define TPC0_QM_PQ_CFG1_MAX_INFLIGHT_MASK 0xFFFF0000
/* TPC0_QM_PQ_ARUSER */
#define TPC0_QM_PQ_ARUSER_NOSNOOP_SHIFT 0
#define TPC0_QM_PQ_ARUSER_NOSNOOP_MASK 0x1
#define TPC0_QM_PQ_ARUSER_WORD_SHIFT 1
#define TPC0_QM_PQ_ARUSER_WORD_MASK 0x2
/* TPC0_QM_PQ_PUSH0 */
#define TPC0_QM_PQ_PUSH0_PTR_LO_SHIFT 0
#define TPC0_QM_PQ_PUSH0_PTR_LO_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_PUSH1 */
#define TPC0_QM_PQ_PUSH1_PTR_HI_SHIFT 0
#define TPC0_QM_PQ_PUSH1_PTR_HI_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_PUSH2 */
#define TPC0_QM_PQ_PUSH2_TSIZE_SHIFT 0
#define TPC0_QM_PQ_PUSH2_TSIZE_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_PUSH3 */
#define TPC0_QM_PQ_PUSH3_RPT_SHIFT 0
#define TPC0_QM_PQ_PUSH3_RPT_MASK 0xFFFF
#define TPC0_QM_PQ_PUSH3_CTL_SHIFT 16
#define TPC0_QM_PQ_PUSH3_CTL_MASK 0xFFFF0000
/* TPC0_QM_PQ_STS0 */
#define TPC0_QM_PQ_STS0_PQ_CREDIT_CNT_SHIFT 0
#define TPC0_QM_PQ_STS0_PQ_CREDIT_CNT_MASK 0xFFFF
#define TPC0_QM_PQ_STS0_PQ_FREE_CNT_SHIFT 16
#define TPC0_QM_PQ_STS0_PQ_FREE_CNT_MASK 0xFFFF0000
/* TPC0_QM_PQ_STS1 */
#define TPC0_QM_PQ_STS1_PQ_INFLIGHT_CNT_SHIFT 0
#define TPC0_QM_PQ_STS1_PQ_INFLIGHT_CNT_MASK 0xFFFF
#define TPC0_QM_PQ_STS1_PQ_BUF_EMPTY_SHIFT 30
#define TPC0_QM_PQ_STS1_PQ_BUF_EMPTY_MASK 0x40000000
#define TPC0_QM_PQ_STS1_PQ_BUSY_SHIFT 31
#define TPC0_QM_PQ_STS1_PQ_BUSY_MASK 0x80000000
/* TPC0_QM_PQ_RD_RATE_LIM_EN */
#define TPC0_QM_PQ_RD_RATE_LIM_EN_VAL_SHIFT 0
#define TPC0_QM_PQ_RD_RATE_LIM_EN_VAL_MASK 0x1
/* TPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN */
#define TPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN_VAL_SHIFT 0
#define TPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN_VAL_MASK 0xFFFF
/* TPC0_QM_PQ_RD_RATE_LIM_SAT */
#define TPC0_QM_PQ_RD_RATE_LIM_SAT_VAL_SHIFT 0
#define TPC0_QM_PQ_RD_RATE_LIM_SAT_VAL_MASK 0xFFFF
/* TPC0_QM_PQ_RD_RATE_LIM_TOUT */
#define TPC0_QM_PQ_RD_RATE_LIM_TOUT_VAL_SHIFT 0
#define TPC0_QM_PQ_RD_RATE_LIM_TOUT_VAL_MASK 0x7FFFFFFF
/* TPC0_QM_CQ_CFG0 */
#define TPC0_QM_CQ_CFG0_RESERVED_SHIFT 0
#define TPC0_QM_CQ_CFG0_RESERVED_MASK 0x1
/* TPC0_QM_CQ_CFG1 */
#define TPC0_QM_CQ_CFG1_CREDIT_LIM_SHIFT 0
#define TPC0_QM_CQ_CFG1_CREDIT_LIM_MASK 0xFFFF
#define TPC0_QM_CQ_CFG1_MAX_INFLIGHT_SHIFT 16
#define TPC0_QM_CQ_CFG1_MAX_INFLIGHT_MASK 0xFFFF0000
/* TPC0_QM_CQ_ARUSER */
#define TPC0_QM_CQ_ARUSER_NOSNOOP_SHIFT 0
#define TPC0_QM_CQ_ARUSER_NOSNOOP_MASK 0x1
#define TPC0_QM_CQ_ARUSER_WORD_SHIFT 1
#define TPC0_QM_CQ_ARUSER_WORD_MASK 0x2
/* TPC0_QM_CQ_PTR_LO */
#define TPC0_QM_CQ_PTR_LO_VAL_SHIFT 0
#define TPC0_QM_CQ_PTR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_PTR_HI */
#define TPC0_QM_CQ_PTR_HI_VAL_SHIFT 0
#define TPC0_QM_CQ_PTR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_TSIZE */
#define TPC0_QM_CQ_TSIZE_VAL_SHIFT 0
#define TPC0_QM_CQ_TSIZE_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_CTL */
#define TPC0_QM_CQ_CTL_RPT_SHIFT 0
#define TPC0_QM_CQ_CTL_RPT_MASK 0xFFFF
#define TPC0_QM_CQ_CTL_CTL_SHIFT 16
#define TPC0_QM_CQ_CTL_CTL_MASK 0xFFFF0000
/* TPC0_QM_CQ_PTR_LO_STS */
#define TPC0_QM_CQ_PTR_LO_STS_VAL_SHIFT 0
#define TPC0_QM_CQ_PTR_LO_STS_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_PTR_HI_STS */
#define TPC0_QM_CQ_PTR_HI_STS_VAL_SHIFT 0
#define TPC0_QM_CQ_PTR_HI_STS_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_TSIZE_STS */
#define TPC0_QM_CQ_TSIZE_STS_VAL_SHIFT 0
#define TPC0_QM_CQ_TSIZE_STS_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_CTL_STS */
#define TPC0_QM_CQ_CTL_STS_RPT_SHIFT 0
#define TPC0_QM_CQ_CTL_STS_RPT_MASK 0xFFFF
#define TPC0_QM_CQ_CTL_STS_CTL_SHIFT 16
#define TPC0_QM_CQ_CTL_STS_CTL_MASK 0xFFFF0000
/* TPC0_QM_CQ_STS0 */
#define TPC0_QM_CQ_STS0_CQ_CREDIT_CNT_SHIFT 0
#define TPC0_QM_CQ_STS0_CQ_CREDIT_CNT_MASK 0xFFFF
#define TPC0_QM_CQ_STS0_CQ_FREE_CNT_SHIFT 16
#define TPC0_QM_CQ_STS0_CQ_FREE_CNT_MASK 0xFFFF0000
/* TPC0_QM_CQ_STS1 */
#define TPC0_QM_CQ_STS1_CQ_INFLIGHT_CNT_SHIFT 0
#define TPC0_QM_CQ_STS1_CQ_INFLIGHT_CNT_MASK 0xFFFF
#define TPC0_QM_CQ_STS1_CQ_BUF_EMPTY_SHIFT 30
#define TPC0_QM_CQ_STS1_CQ_BUF_EMPTY_MASK 0x40000000
#define TPC0_QM_CQ_STS1_CQ_BUSY_SHIFT 31
#define TPC0_QM_CQ_STS1_CQ_BUSY_MASK 0x80000000
/* TPC0_QM_CQ_RD_RATE_LIM_EN */
#define TPC0_QM_CQ_RD_RATE_LIM_EN_VAL_SHIFT 0
#define TPC0_QM_CQ_RD_RATE_LIM_EN_VAL_MASK 0x1
/* TPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN */
#define TPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN_VAL_SHIFT 0
#define TPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN_VAL_MASK 0xFFFF
/* TPC0_QM_CQ_RD_RATE_LIM_SAT */
#define TPC0_QM_CQ_RD_RATE_LIM_SAT_VAL_SHIFT 0
#define TPC0_QM_CQ_RD_RATE_LIM_SAT_VAL_MASK 0xFFFF
/* TPC0_QM_CQ_RD_RATE_LIM_TOUT */
#define TPC0_QM_CQ_RD_RATE_LIM_TOUT_VAL_SHIFT 0
#define TPC0_QM_CQ_RD_RATE_LIM_TOUT_VAL_MASK 0x7FFFFFFF
/* TPC0_QM_CQ_IFIFO_CNT */
#define TPC0_QM_CQ_IFIFO_CNT_VAL_SHIFT 0
#define TPC0_QM_CQ_IFIFO_CNT_VAL_MASK 0x3
/* TPC0_QM_CP_MSG_BASE0_ADDR_LO */
#define TPC0_QM_CP_MSG_BASE0_ADDR_LO_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE0_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE0_ADDR_HI */
#define TPC0_QM_CP_MSG_BASE0_ADDR_HI_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE0_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE1_ADDR_LO */
#define TPC0_QM_CP_MSG_BASE1_ADDR_LO_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE1_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE1_ADDR_HI */
#define TPC0_QM_CP_MSG_BASE1_ADDR_HI_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE1_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE2_ADDR_LO */
#define TPC0_QM_CP_MSG_BASE2_ADDR_LO_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE2_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE2_ADDR_HI */
#define TPC0_QM_CP_MSG_BASE2_ADDR_HI_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE2_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE3_ADDR_LO */
#define TPC0_QM_CP_MSG_BASE3_ADDR_LO_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE3_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_MSG_BASE3_ADDR_HI */
#define TPC0_QM_CP_MSG_BASE3_ADDR_HI_VAL_SHIFT 0
#define TPC0_QM_CP_MSG_BASE3_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_TSIZE_OFFSET */
#define TPC0_QM_CP_LDMA_TSIZE_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_TSIZE_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET */
#define TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET */
#define TPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET */
#define TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET */
#define TPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_LDMA_COMMIT_OFFSET */
#define TPC0_QM_CP_LDMA_COMMIT_OFFSET_VAL_SHIFT 0
#define TPC0_QM_CP_LDMA_COMMIT_OFFSET_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_FENCE0_RDATA */
#define TPC0_QM_CP_FENCE0_RDATA_INC_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE0_RDATA_INC_VAL_MASK 0xF
/* TPC0_QM_CP_FENCE1_RDATA */
#define TPC0_QM_CP_FENCE1_RDATA_INC_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE1_RDATA_INC_VAL_MASK 0xF
/* TPC0_QM_CP_FENCE2_RDATA */
#define TPC0_QM_CP_FENCE2_RDATA_INC_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE2_RDATA_INC_VAL_MASK 0xF
/* TPC0_QM_CP_FENCE3_RDATA */
#define TPC0_QM_CP_FENCE3_RDATA_INC_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE3_RDATA_INC_VAL_MASK 0xF
/* TPC0_QM_CP_FENCE0_CNT */
#define TPC0_QM_CP_FENCE0_CNT_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE0_CNT_VAL_MASK 0xFF
/* TPC0_QM_CP_FENCE1_CNT */
#define TPC0_QM_CP_FENCE1_CNT_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE1_CNT_VAL_MASK 0xFF
/* TPC0_QM_CP_FENCE2_CNT */
#define TPC0_QM_CP_FENCE2_CNT_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE2_CNT_VAL_MASK 0xFF
/* TPC0_QM_CP_FENCE3_CNT */
#define TPC0_QM_CP_FENCE3_CNT_VAL_SHIFT 0
#define TPC0_QM_CP_FENCE3_CNT_VAL_MASK 0xFF
/* TPC0_QM_CP_STS */
#define TPC0_QM_CP_STS_MSG_INFLIGHT_CNT_SHIFT 0
#define TPC0_QM_CP_STS_MSG_INFLIGHT_CNT_MASK 0xFFFF
#define TPC0_QM_CP_STS_ERDY_SHIFT 16
#define TPC0_QM_CP_STS_ERDY_MASK 0x10000
#define TPC0_QM_CP_STS_RRDY_SHIFT 17
#define TPC0_QM_CP_STS_RRDY_MASK 0x20000
#define TPC0_QM_CP_STS_MRDY_SHIFT 18
#define TPC0_QM_CP_STS_MRDY_MASK 0x40000
#define TPC0_QM_CP_STS_SW_STOP_SHIFT 19
#define TPC0_QM_CP_STS_SW_STOP_MASK 0x80000
#define TPC0_QM_CP_STS_FENCE_ID_SHIFT 20
#define TPC0_QM_CP_STS_FENCE_ID_MASK 0x300000
#define TPC0_QM_CP_STS_FENCE_IN_PROGRESS_SHIFT 22
#define TPC0_QM_CP_STS_FENCE_IN_PROGRESS_MASK 0x400000
/* TPC0_QM_CP_CURRENT_INST_LO */
#define TPC0_QM_CP_CURRENT_INST_LO_VAL_SHIFT 0
#define TPC0_QM_CP_CURRENT_INST_LO_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_CURRENT_INST_HI */
#define TPC0_QM_CP_CURRENT_INST_HI_VAL_SHIFT 0
#define TPC0_QM_CP_CURRENT_INST_HI_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CP_BARRIER_CFG */
#define TPC0_QM_CP_BARRIER_CFG_EBGUARD_SHIFT 0
#define TPC0_QM_CP_BARRIER_CFG_EBGUARD_MASK 0xFFF
/* TPC0_QM_CP_DBG_0 */
#define TPC0_QM_CP_DBG_0_VAL_SHIFT 0
#define TPC0_QM_CP_DBG_0_VAL_MASK 0xFF
/* TPC0_QM_PQ_BUF_ADDR */
#define TPC0_QM_PQ_BUF_ADDR_VAL_SHIFT 0
#define TPC0_QM_PQ_BUF_ADDR_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_PQ_BUF_RDATA */
#define TPC0_QM_PQ_BUF_RDATA_VAL_SHIFT 0
#define TPC0_QM_PQ_BUF_RDATA_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_BUF_ADDR */
#define TPC0_QM_CQ_BUF_ADDR_VAL_SHIFT 0
#define TPC0_QM_CQ_BUF_ADDR_VAL_MASK 0xFFFFFFFF
/* TPC0_QM_CQ_BUF_RDATA */
#define TPC0_QM_CQ_BUF_RDATA_VAL_SHIFT 0
#define TPC0_QM_CQ_BUF_RDATA_VAL_MASK 0xFFFFFFFF
#endif /* ASIC_REG_TPC0_QM_MASKS_H_ */
|
