1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
#include <hwregs/asm/reg_map_asm.h>
#include <hwregs/asm/gio_defs_asm.h>
#include <hwregs/asm/pio_defs_asm.h>
#include <hwregs/asm/clkgen_defs_asm.h>
#include <hwregs/asm/pinmux_defs_asm.h>
.macro GIO_INIT
move.d CONFIG_ETRAX_DEF_GIO_PA_OUT, $r0
move.d REG_ADDR(gio, regi_gio, rw_pa_dout), $r1
move.d $r0, [$r1]
move.d CONFIG_ETRAX_DEF_GIO_PA_OE, $r0
move.d REG_ADDR(gio, regi_gio, rw_pa_oe), $r1
move.d $r0, [$r1]
move.d CONFIG_ETRAX_DEF_GIO_PB_OUT, $r0
move.d REG_ADDR(gio, regi_gio, rw_pb_dout), $r1
move.d $r0, [$r1]
move.d CONFIG_ETRAX_DEF_GIO_PB_OE, $r0
move.d REG_ADDR(gio, regi_gio, rw_pb_oe), $r1
move.d $r0, [$r1]
move.d CONFIG_ETRAX_DEF_GIO_PC_OUT, $r0
move.d REG_ADDR(gio, regi_gio, rw_pc_dout), $r1
move.d $r0, [$r1]
move.d CONFIG_ETRAX_DEF_GIO_PC_OE, $r0
move.d REG_ADDR(gio, regi_gio, rw_pc_oe), $r1
move.d $r0, [$r1]
move.d 0xFFFFFFFF, $r0
move.d REG_ADDR(pinmux, regi_pinmux, rw_gio_pa), $r1
move.d $r0, [$r1]
move.d REG_ADDR(pinmux, regi_pinmux, rw_gio_pb), $r1
move.d $r0, [$r1]
move.d REG_ADDR(pinmux, regi_pinmux, rw_gio_pc), $r1
move.d $r0, [$r1]
.endm
.macro START_CLOCKS
move.d REG_ADDR(clkgen, regi_clkgen, rw_clk_ctrl), $r1
move.d [$r1], $r0
or.d REG_STATE(clkgen, rw_clk_ctrl, cpu, yes) | \
REG_STATE(clkgen, rw_clk_ctrl, ddr2, yes) | \
REG_STATE(clkgen, rw_clk_ctrl, memarb_bar_ddr, yes), $r0
move.d $r0, [$r1]
.endm
.macro SETUP_WAIT_STATES
move.d REG_ADDR(pio, regi_pio, rw_ce0_cfg), $r0
move.d CONFIG_ETRAX_PIO_CE0_CFG, $r1
move.d $r1, [$r0]
move.d REG_ADDR(pio, regi_pio, rw_ce1_cfg), $r0
move.d CONFIG_ETRAX_PIO_CE1_CFG, $r1
move.d $r1, [$r0]
move.d REG_ADDR(pio, regi_pio, rw_ce2_cfg), $r0
move.d CONFIG_ETRAX_PIO_CE2_CFG, $r1
move.d $r1, [$r0]
.endm
|
