blob: f0af64d9937eeba5748abd2bc8df1b480fceeaa5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
/*
* stmp378x: OCOTP register definitions
*
* Copyright (c) 2008 Freescale Semiconductor
* Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#define REGS_OCOTP_BASE (STMP3XXX_REGS_BASE + 0x2C000)
#define REGS_OCOTP_PHYS 0x8002C000
#define REGS_OCOTP_SIZE 0x2000
#define HW_OCOTP_CTRL 0x0
#define BM_OCOTP_CTRL_BUSY 0x00000100
#define BM_OCOTP_CTRL_ERROR 0x00000200
#define BM_OCOTP_CTRL_RD_BANK_OPEN 0x00001000
#define BM_OCOTP_CTRL_RELOAD_SHADOWS 0x00002000
#define BM_OCOTP_CTRL_WR_UNLOCK 0xFFFF0000
#define BP_OCOTP_CTRL_WR_UNLOCK 16
#define HW_OCOTP_DATA 0x10
#define HW_OCOTP_CUST0 (0x20 + 0 * 0x10)
#define HW_OCOTP_CUST1 (0x20 + 1 * 0x10)
#define HW_OCOTP_CUST2 (0x20 + 2 * 0x10)
#define HW_OCOTP_CUST3 (0x20 + 3 * 0x10)
#define HW_OCOTP_CUSTn 0x20
|
