summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2015-09-01drm/i915: Clean up CHV lane soft reset programmingVille Syrjälä
2015-09-01drm/i915: Bump command parser version number.Francisco Jerez
2015-09-01drm/i915/dp: use the drm dp helper for determining sink tps3 supportJani Nikula
2015-08-28drm/i915: Update DRIVER_DATE to 20150828Daniel Vetter
2015-08-26Partially revert "drm/i915: Use full atomic modeset."Maarten Lankhorst
2015-08-26drm/i915: gen 9 can check for unclaimed registers tooPaulo Zanoni
2015-08-26drm/i915: Force CL2 off in CHV x1 PHYVille Syrjälä
2015-08-26drm/i915: Enable DPIO SUS clock gating on CHVVille Syrjälä
2015-08-26drm/i915: Force common lane on for the PPS kick on CHVVille Syrjälä
2015-08-26drm/i915: Trick CL2 into life on CHV when using pipe B with port BVille Syrjälä
2015-08-26drm/i915: Implement PHY lane power gating for CHVVille Syrjälä
2015-08-26drm/i915: Move DPLL ref/cri/VGA mode frobbing to the disp2d well enableVille Syrjälä
2015-08-26drm/i915: Make some string arrays constVille Syrjälä
2015-08-26drm/i915: Use ARRAY_SIZE() instead of hand rolling itVille Syrjälä
2015-08-26drm/i915: Fix some gcc warningsVille Syrjälä
2015-08-26drm/i915/bxt: Use correct live status register for BXT platformJani Nikula
2015-08-26drm/i915: split g4x_digital_port_connected to g4x and vlv variantsJani Nikula
2015-08-26drm/i915: split ibx_digital_port_connected to ibx and cpt variantsJani Nikula
2015-08-26drm/i915: add common intel_digital_port_connected functionJani Nikula
2015-08-26drm/i915: add MISSING_CASE annotation to ibx_digital_port_connectedJani Nikula
2015-08-26drm/i915: make g4x_digital_port_connected return boolean statusJani Nikula
2015-08-26drm/i915: move ibx_digital_port_connected to intel_dp.cJani Nikula
2015-08-26drm/i915: DVO pixel clock checkMika Kahola
2015-08-26drm/i915: DSI pixel clock checkMika Kahola
2015-08-26drm/i915: LVDS pixel clock checkMika Kahola
2015-08-26drm/i915: Store max dotclockMika Kahola
2015-08-26drm/i915: Add vlv_dport_to_phy()Ville Syrjälä
2015-08-26drm/i915: Move VLV/CHV prepare_pll laterVille Syrjälä
2015-08-26drm/i915: Add locking around chv_phy_control_init()Ville Syrjälä
2015-08-26drm/i915: Move DPIO port init earlierVille Syrjälä
2015-08-26drm/i915: Add encoder->post_pll_disable() hooks and move CHV clock buffer dis...Ville Syrjälä
2015-08-26drm/i915: Always program unique transition scale for CHVVille Syrjälä
2015-08-26drm/i915: Always program m2 fractional value on CHVVille Syrjälä
2015-08-26drm/i915: fix driver's versions of WARN_ON & WARN_ON_ONCEDave Gordon
2015-08-26drm/i915: Put back lane_count into intel_dp and add link_rate tooVille Syrjälä
2015-08-26drm/i915/bxt: don't allow cached GEM mappings on A steppingImre Deak
2015-08-26drm/i915/bxt: work around HW coherency issue when accessing GPU seqnoImre Deak
2015-08-26drm/i915: Also call frontbuffer flip when disabling planes.Rodrigo Vivi
2015-08-26drm/i915: Change SRM, LRM instructions to use correct lengthArun Siluvery
2015-08-14drm/i915: remove excessive scaler debugging messagesJani Nikula
2015-08-14drm/i915: Debugfs interface for GuC submission statisticsDave Gordon
2015-08-14drm/i915: Integrate GuC-based command submissionAlex Dai
2015-08-14drm/i915: Interrupt routing for GuC submissionDave Gordon
2015-08-14drm/i915: Implementation of GuC submission clientDave Gordon
2015-08-14drm/i915: Enable GuC firmware logAlex Dai
2015-08-14drm/i915: Prepare for GuC-based command submissionAlex Dai
2015-08-14drm/i915: Expose one LRC function for GuC submission modeDave Gordon
2015-08-14drm/i915: Debugfs interface to read GuC load statusAlex Dai
2015-08-14drm/i915: GuC-specific firmware loaderAlex Dai
2015-08-14drm/i915: Kill intel_dp->{link_bw, rate_select}Ville Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-19 19:59:57 +0000