summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2018-05-15drm/amdgpu: add setting powergating method for gfx9Huang Rui
2018-05-15drm/amdgpu: revise init_rlc_save_restore_list behavior to support latest regi...Huang Rui
2018-05-15drm/amdgpu: cleanup init power gating functionHuang Rui
2018-05-15drm/amdgpu: enter rlc safe mode before set cgpgHuang Rui
2018-05-15drm/amdgpu: add save restore list cntl gpm and srm firmware supportHuang Rui
2018-05-15drm/amdgpu: add new rlc firmware header format v2.1Huang Rui
2018-05-15drm/amdgpu: update psp gfx if headerHuang Rui
2018-05-15drm/amd/powerplay: add registry key to disable ACGKenneth Feng
2018-05-15drm/amdgpu: print DMA-buf status in debugfsChristian König
2018-05-15drm/amd/powerplay: header file interface to SMU updateKenneth Feng
2018-05-15drm/amdgpu: simplify bo_va list when vm bo update (v2)Junwei Zhang
2018-05-15drm/amdgpu: init gfx9 aperture settingsFlora Cui
2018-05-15drm/amd/pp: Fix NULL point check error in smu_set_watermarks_for_clocks_rangesRex Zhu
2018-05-15drm/amdgpu: fix list not initializedChunming Zhou
2018-05-15drm/amdgpu: optionally do a writeback but don't invalidate TC for IB fencesMarek Olšák
2018-05-15drm/amdgpu: handle domain mask checking v2Chunming Zhou
2018-05-15drm/amdgpu: set preferred_domain independent of fallback handlingChunming Zhou
2018-05-15drm/amdgpu: limit reg_write_reg_wait workaround to SRIOV v2Christian König
2018-05-15drm/scheduler: move last_sched fence updating prior to job popping (v2)Pixel Ding
2018-05-15drm/scheduler: always put last_sched fence in entity_finiPixel Ding
2018-05-15drm/amdgpu: print the vbios version in the debugfs firmware infoAlex Deucher
2018-05-15drm/amd/pp: Fix bug voltage can't be OD separately on VIRex Zhu
2018-05-15drm/amd/pp: Remove dead interfaceRex Zhu
2018-05-15drm/amdgpu: Reserved vram for smu to save debug info.Rex Zhu
2018-05-15drm/amdgpu: use amdgpu_bo_param for amdgpu_bo_create v2Chunming Zhou
2018-05-15drm/amdgpu: add amdgpu_bo_paramChunming Zhou
2018-05-15drm/amd/display: Use dig enable to determine fast boot optimization.Yongqiang Sun
2018-05-15drm/amd/display: add missing colorspace for set black colorYue Hin Lau
2018-05-15drm/amd/display: add calculated clock logging to DTNDmytro Laktyushkin
2018-05-15drm/amd/display: add rq/dlg/ttu to dtn logDmytro Laktyushkin
2018-05-15drm/amd/display: Check SCRATCH reg to determine S3 resume.Yongqiang Sun
2018-05-15drm/amd/display: HDMI has no sound after Panel power off/onCharlene Liu
2018-05-15drm/amd/display: Move DCC support functions into dchubbubEric Bernstein
2018-05-15drm/amd/display: Do not create memory allocation if stats not enabledAnthony Koo
2018-05-15drm/amd/display: Check lid state to determine fast boot optimization.Yongqiang Sun
2018-05-15drm/amd/display: change dml init to use default structsDmytro Laktyushkin
2018-05-15drm/amd/display: fix segfault on insufficient TG during validationDmytro Laktyushkin
2018-05-15drm/amd/display: Fix regamma not affecting full-intensity color valuesLeo (Sunpeng) Li
2018-05-15drm/amd/display: Move dp_pixel_encoding_type to stream_encoder includeEric Bernstein
2018-05-15drm/amd/display: fix brightness level after resume from suspendRoman Li
2018-05-15drm/amd/display: dal 3.1.42Eric Yang
2018-05-15drm/amd/display: Don't program bypass on linear regamma LUTHarry Wentland
2018-05-15drm/amdgpu: defer test IBs on the rings at boot (V3)Shirish S
2018-05-15drm/amd/pp: Adding a function to store cc6 data in SMU10Mikita Lipski
2018-05-15drm/amd/pp: Adding set_watermarks_for_clocks_ranges for SMU10Mikita Lipski
2018-05-15drm/amdgpu: re-validate per VM BOs if required v2Christian König
2018-05-15drm/amdgpu: revert "Don't change preferred domian when fallback GTT v6"Christian König
2018-05-15drm/amdgpu: revert "add new bo flag that indicates BOs don't need fallback (v2)"Christian König
2018-05-15drm/amd/pp: Move common code to smu_helper.cRex Zhu
2018-05-15drm/amd/pp: Clear smu response register before send smu messageRex Zhu
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-16 13:48:08 +0000