summaryrefslogtreecommitdiff
path: root/drivers/spi
AgeCommit message (Expand)Author
2020-10-02spi: spi-s3c64xx: Check return valuesŁukasz Stelmach
2020-10-02spi: spi-s3s64xx: Add S3C64XX_SPI_QUIRK_CS_AUTO for Exynos3250Łukasz Stelmach
2020-10-02spi: spi-s3c64xx: swap s3c64xx_spi_set_cs() and s3c64xx_enable_datapath()Łukasz Stelmach
2020-10-01Merge series "spi: spi-mtk-nor: make use of full capability of program mode" ...Mark Brown
2020-10-01spi: spi-stm32: remove redundant irqsave and irqrestore in hardIRQBarry Song
2020-10-01spi: spi-tegra20-sflash: remove redundant irqsave and irqrestore in hardIRQBarry Song
2020-10-01spi: atmel: Exposing effective spi speedThomas Kopp
2020-10-01spi: spi-mtk-nor: fix op checks in supports_opChuanhong Guo
2020-10-01spi: spi-mtk-nor: add helper for checking prg mode opsChuanhong Guo
2020-10-01spi: spi-mtk-nor: make use of full capability of prg modeChuanhong Guo
2020-09-29Merge series "spi: dw: Add full Baikal-T1 SPI Controllers support" from Serge...Mark Brown
2020-09-29spi: spi-dw: Remove extraneous lockingSerge Semin
2020-09-29spi: dw: Add KeemBay Master capabilitySerge Semin
2020-09-29spi: dw: Convert CS-override to DW SPI capabilitiesSerge Semin
2020-09-29spi: dw: Discard DW SSI chip type storagesSerge Semin
2020-09-29spi: dw: Use relaxed IO-methods to access FIFOsSerge Semin
2020-09-29spi: dw: Disable all IRQs when controller is unusedSerge Semin
2020-09-29spi: dw: Clear IRQ status on DW SPI controller resetSerge Semin
2020-09-29spi: dw: Initialize n_bytes before the memory barrierSerge Semin
2020-09-29spi: dw: Discard IRQ threshold macroSerge Semin
2020-09-29spi: dw-dma: Add one-by-one SG list entries transferSerge Semin
2020-09-29spi: dw-dma: Pass exact data to the DMA submit and wait methodsSerge Semin
2020-09-29spi: dw-dma: Move DMAC register cleanup to DMA transfer methodSerge Semin
2020-09-29spi: dw-dma: Detach DMA transfer into a dedicated methodSerge Semin
2020-09-29spi: dw-dma: Remove DMA Tx-desc passing aroundSerge Semin
2020-09-29spi: dw-dma: Check DMA Tx-desc submission statusSerge Semin
2020-09-29spi: dw-dma: Move DMA transfers submission to the channels prep methodsSerge Semin
2020-09-29spi: dw-dma: Check rx_buf availability in the xfer methodSerge Semin
2020-09-29spi: dw-dma: Configure the DMA channels in dma_setupSerge Semin
2020-09-29spi: dw-dma: Fail DMA-based transfer if no Tx-buffer specifiedSerge Semin
2020-09-29spi: dw-dma: Set DMA Level registers on initSerge Semin
2020-09-28spi: hisi-sfc-v3xx: fix spelling mistake "occured" -> "occurred"Colin Ian King
2020-09-25Merge series "Add IRQ mode support for hisi-sfc-v3xx driver and some cleanups...Mark Brown
2020-09-25spi: spi-mtk-nor: fix timeout calculation overflowChuanhong Guo
2020-09-25spi: hisi-sfc-v3xx: add support for IRQ modeYicong Yang
2020-09-25spi: hisi-sfc-v3xx: factor out the bit definition of interrupt registerYicong Yang
2020-09-25spi: hisi-sfc-v3xx: factor out bus config and transfer functionsYicong Yang
2020-09-25spi: hisi-sfc-v3xx: factor out IO modes configurationYicong Yang
2020-09-24spi: spi-zynqmp-gqspi: Fix incorrect indentationAmit Kumar Mahapatra
2020-09-24spi: spi-zynqmp-gqspi: Update driver to use spi-mem frameworkAmit Kumar Mahapatra
2020-09-24spi: spi-zynqmp-gqspi: Fix kernel-doc warningsAmit Kumar Mahapatra
2020-09-23spi: spi-imx: spi_imx_transfer(): add support for effective_speed_hzMarc Kleine-Budde
2020-09-22spi: omap2-mcspi: Improve performance waiting for CHSTATAswath Govindraju
2020-09-22spi: npcm-fiu: simplify the return expression of npcm_fiu_probe()Qinglang Miao
2020-09-21spi/topcliff-pch: drop double zeroingJulia Lawall
2020-09-17Merge series "spi: Fixes for FSI-attached controller" from Eddie James <eajam...Mark Brown
2020-09-17spi: dw-pci: free previously allocated IRQs if desc->setup() failsJay Fang
2020-09-17spi: spi-nxp-fspi: Add ACPI supportkuldip dwivedi
2020-09-17spi: lantiq: remove redundant irqsave and irqrestore in hardIRQBarry Song
2020-09-17spi: xilinx: Fix info message during probeRicardo Ribalda
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-24 03:48:32 +0000