summaryrefslogtreecommitdiff
path: root/drivers/spi/spi-dw-core.c
AgeCommit message (Expand)Author
2020-10-08spi: dw: Add poll-based SPI transfers supportSerge Semin
2020-10-08spi: dw: Introduce max mem-ops SPI bus frequency settingSerge Semin
2020-10-08spi: dw: Add memory operations supportSerge Semin
2020-10-08spi: dw: Add generic DW SSI status-check methodSerge Semin
2020-10-08spi: dw: Explicitly de-assert CS on SPI transfer completionSerge Semin
2020-10-08spi: dw: Discard chip enabling on DMA setup errorSerge Semin
2020-10-08spi: dw: Unmask IRQs after enabling the chipSerge Semin
2020-10-08spi: dw: Perform IRQ setup in a dedicated functionSerge Semin
2020-10-08spi: dw: Refactor IRQ-based SPI transfer procedureSerge Semin
2020-10-08spi: dw: Refactor data IO procedureSerge Semin
2020-10-08spi: dw: Add DW SPI controller config structureSerge Semin
2020-10-08spi: dw: Update Rx sample delay in the config functionSerge Semin
2020-10-08spi: dw: Simplify the SPI bus speed config procedureSerge Semin
2020-10-08spi: dw: Update SPI bus speed in a config functionSerge Semin
2020-10-08spi: dw: Detach SPI device specific CR0 config methodSerge Semin
2020-10-08spi: dw: Add DWC SSI capabilitySerge Semin
2020-10-08spi: dw: Use an explicit set_cs assignmentSerge Semin
2020-09-29spi: spi-dw: Remove extraneous lockingSerge Semin
2020-09-29spi: dw: Add KeemBay Master capabilitySerge Semin
2020-09-29spi: dw: Convert CS-override to DW SPI capabilitiesSerge Semin
2020-09-29spi: dw: Discard DW SSI chip type storagesSerge Semin
2020-09-29spi: dw: Disable all IRQs when controller is unusedSerge Semin
2020-09-29spi: dw: Initialize n_bytes before the memory barrierSerge Semin
2020-09-08spi: dw: Add support for RX sample delay registerLars Povlsen
2020-05-30Merge remote-tracking branch 'spi/for-5.8' into spi-nextMark Brown
2020-05-29spi: dw: Use regset32 DebugFS method to create regdump fileSerge Semin
2020-05-29spi: dw: Add core suffix to the DW APB SSI core source fileSerge Semin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 15:42:36 +0000