| Age | Commit message (Expand) | Author |
|---|---|---|
| 2018-01-16 | soc: xilinx: xlnx_vcu: Use bitwise & rather than logical && on clkoutdiv | Gustavo A. R. Silva |
| 2018-01-08 | soc: xilinx: xlnx_vcu: Add Xilinx ZYNQMP VCU logicoreIP init driver | Dhaval Shah |
 |
index : linux.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |