summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/spear
AgeCommit message (Expand)Author
2012-11-05pinctrl: SPEAr1340: Add clcd sleep mode pin configurationVipul Kumar Samar
2012-11-05pinctrl: SPEAr1340: Make DDR reset & clock pads as gpioDeepak Sikri
2012-11-05pinctrl: SPEAr1310: add register entries for enabling pad directionShiraz Hashim
2012-11-05pinctrl: SPEAr1310: Separate out pci pins from pcie_sata pin groupVipul Kumar Samar
2012-11-05pinctrl: SPEAr1310: Fix value of PERIP_CFG reigster and MCIF_SEL_SHIFTVipul Kumar Samar
2012-11-05pinctrl: SPEAr1310: fix clcd high resolution pin group nameShiraz Hashim
2012-11-05pinctrl: SPEAr320: Correct pad mux entries for rmii/smiiDeepak Sikri
2012-11-05pinctrl: SPEAr3xx: correct register space to configure pwmShiraz Hashim
2012-11-05pinctrl: SPEAr: Don't update all non muxreg bits on pinctrl_disableViresh Kumar
2012-07-03pinctrl/pinctrl-spear: remove IS_ERR checking of pmx->pctlDevendra Naga
2012-06-20Viresh has movedViresh Kumar
2012-05-14pinctrl: SPEAr1310: Fix pin numbers for clcd_high_resViresh Kumar
2012-05-14pinctrl: Add SPEAr13xx pinctrl driversViresh Kumar
2012-05-14pinctrl: SPEAr: Create macro for declaring GPIO PINSViresh Kumar
2012-04-22pinctrl: Add SPEAr3xx pinctrl driversViresh Kumar
2012-04-22pinctrl: Add SPEAr pinctrl driversViresh Kumar
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 11:03:58 +0000