summaryrefslogtreecommitdiff
path: root/drivers/media/i2c
AgeCommit message (Expand)Author
2020-12-07media: ccs: Add support for obtaining C-PHY configuration from firmwareSakari Ailus
2020-12-07media: ccs-pll: Print pixel ratesSakari Ailus
2020-12-07media: ccs: Print written register valuesSakari Ailus
2020-12-07media: ccs: Add support for DDR OP SYS and OP PIX clocksSakari Ailus
2020-12-07media: ccs-pll: Add support for DDR OP system and pixel clocksSakari Ailus
2020-12-07media: ccs: Dual PLL supportSakari Ailus
2020-12-07media: ccs-pll: Add trivial dual PLL supportSakari Ailus
2020-12-07media: ccs-pll: Separate VT divisor limit calculation from the restSakari Ailus
2020-12-07media: ccs-pll: Fix VT post-PLL divisor calculationSakari Ailus
2020-12-07media: ccs-pll: Make VT divisors 16-bitSakari Ailus
2020-12-07media: ccs-pll: Rework bounds checksSakari Ailus
2020-12-07media: ccs-pll: Print relevant information on PLL treeSakari Ailus
2020-12-07media: ccs-pll: Better separate OP and VT sub-tree calculationSakari Ailus
2020-12-07media: ccs-pll: Check for derating and overrating, support non-derating sensorsSakari Ailus
2020-12-07media: ccs-pll: Split off VT subtree calculationSakari Ailus
2020-12-07media: ccs-pll: Add C-PHY supportSakari Ailus
2020-12-07media: ccs-pll: Add sanity checksSakari Ailus
2020-12-07media: ccs-pll: Add support flexible OP PLL pixel clock dividerSakari Ailus
2020-12-07media: ccs-pll: Support two cycles per pixel on OP domainSakari Ailus
2020-12-07media: ccs-pll: Add support for extended input PLL clock dividerSakari Ailus
2020-12-07media: ccs-pll: Add support for decoupled OP domain calculationSakari Ailus
2020-12-07media: ccs: Add support for lane speed modelSakari Ailus
2020-12-07media: ccs-pll: Add support for lane speed modelSakari Ailus
2020-12-07media: ccs-pll: Use explicit 32-bit unsigned typeSakari Ailus
2020-12-07media: ccs-pll: Fix check for PLL multiplier upper boundSakari Ailus
2020-12-07media: ccs-pll: Fix comment on check against maximum PLL multiplierSakari Ailus
2020-12-07media: ccs-pll: Avoid overflow in pre-PLL divisor lower bound searchSakari Ailus
2020-12-07media: ccs-pll: Fix condition for pre-PLL divider lower boundSakari Ailus
2020-12-07media: ccs-pll: Begin calculation from OP system clock frequencySakari Ailus
2020-12-07media: ccs-pll: Use the BIT macroSakari Ailus
2020-12-07media: ccs-pll: Document the structs in the header as well as the functionSakari Ailus
2020-12-07media: ccs-pll: Move the flags field down, away from 8-bit fieldsSakari Ailus
2020-12-07media: ccs-pll: Differentiate between CSI-2 D-PHY and C-PHYSakari Ailus
2020-12-07media: ccs-pll: Remove parallel bus supportSakari Ailus
2020-12-07media: ccs-pll: End search if there are no better values availableSakari Ailus
2020-12-07media: ccs-pll: Use correct VT divisor for calculating VT SYS divisorSakari Ailus
2020-12-07media: ccs-pll: Split limits and PLL configuration into front and back partsSakari Ailus
2020-12-07media: ccs-pll: Don't use div_u64 to divide a 32-bit numberSakari Ailus
2020-12-07media: ccs: Fix return value from probeSakari Ailus
2020-12-07media: ccs: avoid printing an uninitialized variableArnd Bergmann
2020-12-07media: i2c: fix an uninitialized error codeArnd Bergmann
2020-12-03media: ccs: Use all regulatorsSakari Ailus
2020-12-03media: ccs: Remove unnecessary delays from power-up sequenceSakari Ailus
2020-12-03media: ccs: Use longer pre-I²C sleep for CCS compliant devicesSakari Ailus
2020-12-03media: ccs: Wrap long lines, unwrap short onesSakari Ailus
2020-12-03media: ccs: Clean up runtime PM usageSakari Ailus
2020-12-03media: ccs: Use static data read-only registersSakari Ailus
2020-12-03media: ccs: Add support for manufacturer regs from sensor and module filesSakari Ailus
2020-12-03media: ccs: Allow range in between I²C retriesSakari Ailus
2020-12-03media: ccs: Change my e-mail addressSakari Ailus
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 03:37:36 +0000