summaryrefslogtreecommitdiff
path: root/drivers/media/i2c/ccs
AgeCommit message (Expand)Author
2021-02-01Merge tag 'v5.11-rc6' into patchworkMauro Carvalho Chehab
2021-01-14media: ccs: Make (non-)use of uninitialised variables more robustSakari Ailus
2021-01-12media: ccs: Small definition cleanupSakari Ailus
2021-01-12media: ccs: Switch from standard integer types to kernel onesSakari Ailus
2021-01-12media: ccs: Support and default to auto PHY controlSakari Ailus
2021-01-12media: ccs: Add a sanity check for external clock frequencySakari Ailus
2021-01-12media: ccs: Hardware requires a delay after starting the clock of lifting resetSakari Ailus
2021-01-12media: ccs: Wait until software reset is doneSakari Ailus
2021-01-12media: ccs: Only do software reset if we have no hardware resetSakari Ailus
2021-01-12media: ccs: Don't change the I²C address just for software resetSakari Ailus
2021-01-12media: ccs: Get the endpoint by port rather than any next endpointSakari Ailus
2021-01-12media: ccs: Add shading correction and luminance correction level controlsSakari Ailus
2021-01-12media: ccs: Add debug prints for MSR registersSakari Ailus
2021-01-12media: ccs: Add support for alternate analogue global gainSakari Ailus
2021-01-12media: ccs: Add support for analogue gain coefficient controlsSakari Ailus
2021-01-12media: ccs: Only add analogue gain control if the device supports itSakari Ailus
2021-01-12media: ccs: Remove analogue gain fieldSakari Ailus
2021-01-12media: ccs: Add support for old-style SMIA digital gainSakari Ailus
2021-01-12media: ccs: Add digital gain supportSakari Ailus
2021-01-07media: ccs: Get static data version minor correctlySakari Ailus
2020-12-07media: ccs: Add support for obtaining C-PHY configuration from firmwareSakari Ailus
2020-12-07media: ccs: Print written register valuesSakari Ailus
2020-12-07media: ccs: Add support for DDR OP SYS and OP PIX clocksSakari Ailus
2020-12-07media: ccs: Dual PLL supportSakari Ailus
2020-12-07media: ccs-pll: Check for derating and overrating, support non-derating sensorsSakari Ailus
2020-12-07media: ccs-pll: Add support flexible OP PLL pixel clock dividerSakari Ailus
2020-12-07media: ccs-pll: Support two cycles per pixel on OP domainSakari Ailus
2020-12-07media: ccs-pll: Add support for extended input PLL clock dividerSakari Ailus
2020-12-07media: ccs-pll: Add support for decoupled OP domain calculationSakari Ailus
2020-12-07media: ccs: Add support for lane speed modelSakari Ailus
2020-12-07media: ccs-pll: Differentiate between CSI-2 D-PHY and C-PHYSakari Ailus
2020-12-07media: ccs-pll: Split limits and PLL configuration into front and back partsSakari Ailus
2020-12-07media: ccs: Fix return value from probeSakari Ailus
2020-12-07media: ccs: avoid printing an uninitialized variableArnd Bergmann
2020-12-03media: ccs: Use all regulatorsSakari Ailus
2020-12-03media: ccs: Remove unnecessary delays from power-up sequenceSakari Ailus
2020-12-03media: ccs: Use longer pre-I²C sleep for CCS compliant devicesSakari Ailus
2020-12-03media: ccs: Wrap long lines, unwrap short onesSakari Ailus
2020-12-03media: ccs: Clean up runtime PM usageSakari Ailus
2020-12-03media: ccs: Use static data read-only registersSakari Ailus
2020-12-03media: ccs: Add support for manufacturer regs from sensor and module filesSakari Ailus
2020-12-03media: ccs: Allow range in between I²C retriesSakari Ailus
2020-12-03media: ccs: Change my e-mail addressSakari Ailus
2020-12-03media: smiapp-pll: Rename as ccs-pllSakari Ailus
2020-12-03media: ccs: Read ireal numbers correctlySakari Ailus
2020-12-03media: ccs: Move limit value real to integer conversion from read to access timeSakari Ailus
2020-12-03media: ccs: Make real to integer number conversion optionalSakari Ailus
2020-12-03media: ccs: Refactor register reading a littleSakari Ailus
2020-12-03media: ccs: Replace somewhat harsh internal checks based on BUG with WARN_ONSakari Ailus
2020-12-03media: ccs: The functions to get compose or crop rectangle never return NULLSakari Ailus
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 08:17:07 +0000