summaryrefslogtreecommitdiff
path: root/drivers/gpu
AgeCommit message (Expand)Author
2013-01-26drm/i915: fix intel_init_power_wellsPaulo Zanoni
2013-01-26drm/i915: SWF screatch registers need an offset on VLVVille Syrjälä
2013-01-26drm/i915: Include display_mmio_offset in sequencer index/data registersVille Syrjälä
2013-01-26drm/i915: Pass VLV_DISPLAY_BASE + reg to intel_{hdmi, dp}_init on VLVVille Syrjälä
2013-01-26drm/i915: VLV doesn't have SDVOVille Syrjälä
2013-01-26drm/i915: Always use adpa_regVille Syrjälä
2013-01-26drm/i915: PLL registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: Set display_mmio_offset for VLVVille Syrjälä
2013-01-24drm/i915: GPIO/GMBUS registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: DPIO registers are VLV only and need an offsetVille Syrjälä
2013-01-24drm/i915: Spell out VLV_DISPLAY_BASE for interrupt registersVille Syrjälä
2013-01-24drm/i915: Make VLV_GUNIT_CLOCK_GATE register value more readableVille Syrjälä
2013-01-24drm/i915: FB_BLC_SELF_VLV is VLV only and needs an offsetVille Syrjälä
2013-01-24drm/i915: Pipe palette registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: Pipe timing registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: PORT_HOTPLUG registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: Panel fitter registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: DPFLIPSTAT and DPINVGTT registers are VLV only and need an offsetVille Syrjälä
2013-01-24drm/i915: DSPFW registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: VLV_DDL is VLV only and needs an offsetVille Syrjälä
2013-01-24drm/i915: Cursor registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: Pipe registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: Primary plane registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: PIPE M/N registers need an offset on VLVVille Syrjälä
2013-01-24drm/i915: VLV_VIDEO_DIP_CTL is for VLV onlyVille Syrjälä
2013-01-24drm/i915: Per-pipe PP registers are for VLV onlyVille Syrjälä
2013-01-24drm/i915: AUD_VID_DID needs an offset on VLVVille Syrjälä
2013-01-24drm/i915: Add display_display_mmio_offset to intel_device_infoVille Syrjälä
2013-01-24drm/i915: Convert intel_dp to enum portVille Syrjälä
2013-01-24drm/i915: Convert intel_hdmi to enum portVille Syrjälä
2013-01-24drm/i915: don't save/restore DSPARB on gen5+Paulo Zanoni
2013-01-23drm/i915: fixup sbi_read/write lockingDaniel Vetter
2013-01-22drm/i915: HDMI/DP - ELD info refresh support for HaswellWang Xingchao
2013-01-22drm/i915: use gem_set_seqno() on hardware initMika Kuoppala
2013-01-22drm/i915: add quirk to invert brightness on Packard Bell NCL20Jani Nikula
2013-01-22drm/i915: add quirk to invert brightness on eMachines e725Jani Nikula
2013-01-22drm/i915: add quirk to invert brightness on eMachines G725Jani Nikula
2013-01-21drm/i915: clarify concurrent hang detect/gpu reset consistencyDaniel Vetter
2013-01-21drm/i915: create a race-free reset detectionDaniel Vetter
2013-01-20drm/i915: Only apply the mb() when flushing the GTT domain during a finishChris Wilson
2013-01-20drm/i915: Only insert the mb() before updating the fence parameterChris Wilson
2013-01-20drm/i915: clear up wedged transitionsDaniel Vetter
2013-01-20drm/i915: fix reset handling in the throttle ioctlDaniel Vetter
2013-01-20drm/i915: move wedged to the other gpu error handling stuffDaniel Vetter
2013-01-20drm/i915: extract hangcheck/reset/error_state state into substructDaniel Vetter
2013-01-20drm/i915: move dev_priv->mm out of lineDaniel Vetter
2013-01-20drm/i915: Needs_dmar, notBen Widawsky
2013-01-20drm/i915: Remove scratch page from sharedBen Widawsky
2013-01-20drm/i915: Cut out the infamous ILK w/a from AGP layerBen Widawsky
2013-01-20drm/i915: Provide the quantization range in the AVI infoframeVille Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-14 03:05:18 +0000