summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/tegra
AgeCommit message (Expand)Author
2015-03-09Merge tag 'v4.0-rc3' into drm-nextDave Airlie
2015-03-05drm: Pass in new and old plane state to prepare_fb and cleanup_fbTvrtko Ursulin
2015-02-24drm/atomic-helper: Rename commmit_post/pre_planesDaniel Vetter
2015-02-19drm/tegra: dc: Move more code into ->init()Thierry Reding
2015-02-19drm/tegra: dc: Wire up CRTC parent of atomic stateThierry Reding
2015-02-19drm/tegra: dc: Reset state's active_changed fieldThierry Reding
2015-02-19drm/tegra: hdmi: Explicitly set clock rateThierry Reding
2015-01-27drm/tegra: Use correct relocation target offsetsDavid Ung
2015-01-27drm/tegra: Add minimal power managementThierry Reding
2015-01-27drm/tegra: dc: Unify enabling the display controllerThierry Reding
2015-01-27drm/tegra: Track tiling and format in plane stateThierry Reding
2015-01-27drm/tegra: Track active planes in CRTC stateThierry Reding
2015-01-27drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 3, step 2Thierry Reding
2015-01-27drm/tegra: dc: Use atomic clock state in modesetThierry Reding
2015-01-27drm/tegra: sor: Implement ->atomic_check()Thierry Reding
2015-01-27drm/tegra: hdmi: Implement ->atomic_check()Thierry Reding
2015-01-27drm/tegra: dsi: Implement ->atomic_check()Thierry Reding
2015-01-27drm/tegra: rgb: Implement ->atomic_check()Thierry Reding
2015-01-27drm/tegra: dc: Store clock setup in atomic stateThierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 3, step 1Thierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 2Thierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 1Thierry Reding
2015-01-27drm/tegra: dc: Do not needlessly deassert resetThierry Reding
2015-01-27drm/tegra: Output cleanup functions cannot failThierry Reding
2015-01-27drm/tegra: Remove remnants of the output midlayerThierry Reding
2015-01-27drm/tegra: debugfs cleanup cannot failThierry Reding
2015-01-27drm/tegra: sor: DemidlayerThierry Reding
2015-01-27drm/tegra: dsi: DemidlayerThierry Reding
2015-01-27drm/tegra: hdmi: DemidlayerThierry Reding
2015-01-27drm/tegra: rgb: DemidlayerThierry Reding
2015-01-27drm/tegra: Add tegra_dc_setup_clock() helperThierry Reding
2015-01-27drm/tegra: output: Make ->setup_clock() optionalThierry Reding
2015-01-27drm/tegra: Convert output midlayer to helpersThierry Reding
2015-01-27drm/tegra: dc: No longer disable planes at CRTC disableThierry Reding
2015-01-27drm/tegra: Move tegra_drm_mode_funcs to the coreThierry Reding
2015-01-27drm/tegra: dc: Wait for idle when disabledThierry Reding
2015-01-27drm/tegra: Stop CRTC at CRTC disable timeThierry Reding
2015-01-27drm/tegra: Use tegra_commit_dc() in output driversThierry Reding
2015-01-27drm/tegra: gem: oops in error handlingDan Carpenter
2015-01-27drm/tegra: dc: Fix bad irqsave/restore in tegra_dc_finish_page_flip()Dan Carpenter
2015-01-27drm/tegra: dsi: Adjust D-PHY timingDavid Ung
2015-01-27drm/tegra: dsi: Reset across ->exit()/->init()Thierry Reding
2015-01-27drm/tegra: dsi: Soft-reset controller on ->disableThierry Reding
2015-01-27drm/tegra: dsi: Registers are 32-bitThierry Reding
2015-01-27drm/tegra: hdmi: Registers are 32-bitThierry Reding
2015-01-27drm/tegra: dc: Return planar flag for non-YUV modesThierry Reding
2015-01-27drm/tegra: dc: Describe register copiesThierry Reding
2015-01-27drm/tegra: dc: Initialize border colorThierry Reding
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 12:04:42 +0000