summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/mdp/mdp5/mdp5_kms.h
AgeCommit message (Expand)Author
2016-02-08drm/msm: Nuke preclose hooksDaniel Vetter
2015-12-14drm/msm/mdp5: high precision vblank timestamp supportArchit Taneja
2015-10-22drm/msm/mdp5: Basic support for MDP5 v1.7 (MSM8996)Stephane Viau
2015-08-15drm/msm/mdp: Clear pending interrupt status before enable interruptjilai wang
2015-08-15drm/msm/mdp: Add capabilities to MDP planes (v2)jilai wang
2015-08-15drm/msm/mdp5: Allocate CTL for each display interfaceHai Li
2015-08-15drm/msm/mdp5: Add plane blending operation support for MDP5 (v2)jilai wang
2015-08-15drm/msm: don't install plane properties on crtcRob Clark
2015-08-14drm/msm/mdp5: release SMB (shared memory blocks) in various casesWentao Xu
2015-06-11drm/msm: Use customized function to wait for atomic commit doneHai Li
2015-04-01drm/msm/mdp5: Enable DSI connector in msm drm driverHai Li
2015-04-01drm/msm/mdp5: Separate MDP5 domain from MDSS domainStephane Viau
2015-04-01drm/msm/mdp5: Add START signal to kick off certain pipelinesStephane Viau
2015-04-01drm/msm/mdp5: Enhance operation mode for pipeline configurationStephane Viau
2015-04-01drm/msm/mdp5: Update generated header filesStephane Viau
2015-02-01drm/msm/mdp: add common YUV information for MDP4/MDP5Stephane Viau
2014-11-21drm/msm/mdp5: atomicRob Clark
2014-11-21drm/msm/mdp5: don't use void * for opaque typesRob Clark
2014-11-21drm/msm: add multiple CRTC and overlay supportStephane Viau
2014-11-21drm/msm/mdp5: introduce mdp5_cfg moduleStephane Viau
2014-11-21drm/msm/mdp5: make SMP module dynamically configurableStephane Viau
2014-11-21drm/msm/mdp5: get the core clock rate from MDP5 configStephane Viau
2014-11-21drm/msm/mdp5: use irqdomainsRob Clark
2014-11-16drm/msm/hdmi: refactor bind/initRob Clark
2014-08-04drm/msm/mdp5: add support for MDP5 v1.3Stephane Viau
2014-06-22drm/msm: fix IOMMU cleanup for -EPROBE_DEFERStephane Viau
2014-01-09drm/msm: add mdp5/apq8x74Rob Clark
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 05:28:59 +0000