summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/selftests/i915_gem_coherency.c
AgeCommit message (Expand)Author
2019-03-05drm/i915: Store the BIT(engine->id) as the engine's maskChris Wilson
2019-02-20drm/i915: Beware temporary wedging when determining -EIOChris Wilson
2019-01-14drm/i915/selftests: Mark up rpm wakerefsChris Wilson
2019-01-14drm/i915: Markup paired operations on wakerefsChris Wilson
2018-09-20drm/i915/selftests: Live tests emit requests and so require rpmChris Wilson
2018-07-30drm/i915/selftests: Replace opencoded clflush with drm_clflush_virt_rangeChris Wilson
2018-07-06drm/i915/selftests: Provide full mb() around clflushChris Wilson
2018-07-06drm/i915: Start returning an error from i915_vma_move_to_active()Chris Wilson
2018-07-06drm/i915: Refactor export_fence() after i915_vma_move_to_active()Chris Wilson
2018-07-06drm/i915/selftests: Replace magic 1<<22 with MI_USE_GGTT/MI_MEM_VIRTUALChris Wilson
2018-07-06drm/i915/selftests: Skip using the GPU if wedgedChris Wilson
2018-06-14drm/i915: Make closing request flush mandatoryChris Wilson
2018-02-21drm/i915: Rename drm_i915_gem_request to i915_requestChris Wilson
2017-11-15drm/i915/selftests: Markup __iomem for igt_gem_coherencyChris Wilson
2017-08-18drm/i915: Don't use MI_STORE_DWORD_IMM on Sandybridge/vcsChris Wilson
2017-04-12drm/i915: Treat WC a separate cache domainChris Wilson
2017-04-12drm/i915: Combine write_domain flushes to a single functionChris Wilson
2017-02-14drm/i915: Silence compiler warning for seltests/i915_gem_coherencyChris Wilson
2017-02-14drm/i915: Emit to ringbuffer directlyTvrtko Ursulin
2017-02-13drm/i915: Test coherency of and barriers between cache domainsChris Wilson
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-16 22:36:50 +0000