summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2020-12-03Merge tag 'drm-intel-next-queued-2020-11-27' of git://anongit.freedesktop.org...Dave Airlie
2020-11-16drm/i915: Remove skl_adjusted_plane_pixel_rate()Ville Syrjälä
2020-11-16drm/i915: Store plane relative data rate in crtc_stateVille Syrjälä
2020-11-16drm/i915: Precompute can_sagv for each wm levelVille Syrjälä
2020-11-15drm/i915: Nuke intel_atomic_crtc_state_for_each_plane_state() from skl+ wm codeVille Syrjälä
2020-11-15drm/i915: Pass intel_atomic_state aroundVille Syrjälä
2020-11-13drm/i915: Add hw.pipe_mode to allow bigjoiner pipe/transcoder splitMaarten Lankhorst
2020-11-13Merge tag 'drm-intel-gt-next-2020-11-12-1' of git://anongit.freedesktop.org/d...Dave Airlie
2020-11-11drm/i915/tgl: Fix Media power gate sequence.Rodrigo Vivi
2020-10-29drm/i915: Use _MMIO_PIPE3() for ilk+ WM0_PIPE registersVille Syrjälä
2020-10-16drm/i915: Apply WAC6entrylatency to kbl/cflVille Syrjälä
2020-10-15drm/i915/dg1: Add initial DG1 workaroundsStuart Summers
2020-09-28drm/i915: Make intel_{enable,disable}_sagv() staticVille Syrjälä
2020-08-28drm/i915/tgl: Fix stepping WA matchingJosé Roberto de Souza
2020-08-17drm/i915/kbl: Fix revision ID checksMatt Roper
2020-08-17drm/i915: Move WaDisableDopClockGating:skl to skl_init_clock_gating()Ville Syrjälä
2020-07-09drm/i915: Document FBC related w/as more thoroughlyVille Syrjälä
2020-07-09drm/i915: Limit WaFbcHighMemBwCorruptionAvoidance to skl and bxtVille Syrjälä
2020-07-09drm/i915: Don't do WaFbcTurnOffFbcWatermark for glkVille Syrjälä
2020-07-09drm/i915: Move all FBC w/as to .init_clock_gating()Ville Syrjälä
2020-07-08drm/i915: Use the gt in HAS_ENGINEDaniele Ceraolo Spurio
2020-07-03drm/i915/fbc: Allow FBC to recompress after a 3D workload on i85x/i865Ville Syrjälä
2020-07-01drm/i915: Fix g4x fbc watermark enableVille Syrjälä
2020-06-11drm/i915/gt: Move gen4 GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-11drm/i915/gt: Move ilk GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-11drm/i915/gt: Move snb GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-11drm/i915/gt: Move vlv GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-11drm/i915/gt: Move ivb GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-11drm/i915/gt: Move hsw GT workarounds from init_clock_gating to workaroundsChris Wilson
2020-06-02drm/i915: Identify Cometlake platformChris Wilson
2020-05-22drm/i915: Fix includes and local vars orderStanislav Lisovskiy
2020-05-21drm/i915: Adjust CDCLK accordingly to our DBuf bw needsStanislav Lisovskiy
2020-05-19drm/i915/pm: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya
2020-05-18drm/i915/display: Return error from dbuf allocation failureChris Wilson
2020-05-18drm/i915: Fix dbuf slice mask when turning off all the pipesVille Syrjälä
2020-05-16drm/i915: Clean up dbuf debugs during .atomic_check()Ville Syrjälä
2020-05-16drm/i915: Move the dbuf pre/post plane updateVille Syrjälä
2020-05-16drm/i915: Nuke skl_ddb_get_hw_state()Ville Syrjälä
2020-05-16drm/i915: Introduce proper dbuf stateVille Syrjälä
2020-05-16drm/i915: Make skl_compute_dbuf_slices() behave consistently for all platformsVille Syrjälä
2020-05-14drm/i915: Enable SAGV support for Gen12Stanislav Lisovskiy
2020-05-14drm/i915: Restrict qgv points which don't have enough bandwidth.Stanislav Lisovskiy
2020-05-14drm/i915: Add TGL+ SAGV supportStanislav Lisovskiy
2020-05-13drm/i915: Make active_pipes check skl specificStanislav Lisovskiy
2020-05-13drm/i915: Extract skl SAGV checkingStanislav Lisovskiy
2020-05-13drm/i915: Introduce skl_plane_wm_level accessor.Stanislav Lisovskiy
2020-05-11drm/i915: Fix glk watermark calculationsVille Syrjälä
2020-05-04drm/i915: Don't enable WaIncreaseLatencyIPCEnabled when IPC is disabledSultan Alsawaf
2020-05-04drm/i915: Remove cnl pre-prod workaroundsVille Syrjälä
2020-05-04drm/i915: Track active_pipes in bw_stateStanislav Lisovskiy
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-21 17:00:50 +0000