summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2021-04-28Merge tag 'drm-next-2021-04-28' of git://anongit.freedesktop.org/drm/drmLinus Torvalds
2021-04-27Fix misc new gcc warningsLinus Torvalds
2021-04-12drm/i915: Don't zero out the Y plane's watermarksVille Syrjälä
2021-03-29drm/i915: rename DISP_STEPPING->DISPLAY_STEP and GT_STEPPING->GT_STEPJani Nikula
2021-03-29drm/i915: switch KBL to the new stepping schemeJani Nikula
2021-03-26drm/i915: Fix transposed arguments to skl_plane_wm_level()Ville Syrjälä
2021-03-23drm/i915/display: Simplify GLK display version testsMatt Roper
2021-03-23drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in intel_pm.cMatt Roper
2021-03-17drm/i915: Workaround async flip + VT-d corruption on HSW/BDWVille Syrjälä
2021-03-12drm/i915: s/plane_res_b/blocks/ etc.Ville Syrjälä
2021-03-12drm/i915: Extract skl_check_wm_level() and skl_check_nv12_wm_level()Ville Syrjälä
2021-03-12drm/i915: Calculate min_ddb_alloc for trans_wmVille Syrjälä
2021-03-12drm/i915: Check SAGV wm min_ddb_alloc rather than plane_res_bVille Syrjälä
2021-03-12drm/i915: Tighten SAGV constraint for pre-tglVille Syrjälä
2021-03-12drm/i915: Workaround async flip + VT-d corruption on HSW/BDWVille Syrjälä
2021-03-03drm/i915: Check tgl+ SAGV watermarks properlyVille Syrjälä
2021-03-03drm/i915: Introduce SAGV transtion watermarkVille Syrjälä
2021-03-03drm/i915: Stuff SAGV watermark into a sub-structureVille Syrjälä
2021-03-03drm/i915: Print wm changes if sagv_wm0 changesVille Syrjälä
2021-03-03drm/i915: Zero out SAGV wm when we don't have enough DDB for itVille Syrjälä
2021-03-03drm/i915: Fix TGL+ plane SAGV watermark programmingVille Syrjälä
2021-02-17drm/i915: Remove dead code from skl_pipe_wm_get_hw_state()José Roberto de Souza
2021-02-08drm/i915: migrate skl planes code new file (v5)Dave Airlie
2021-02-02Merge tag 'topic/adl-s-enabling-2021-02-01-1' of git://anongit.freedesktop.or...Jani Nikula
2021-01-29drm/i915: Rename is_16gb_dimm to wm_lv_0_adjust_neededJosé Roberto de Souza
2021-01-26drm/i915: Do a bit more initial readout for dbufVille Syrjälä
2021-01-26drm/i915: Encapsulate dbuf state handling harderVille Syrjälä
2021-01-26drm/i915: Extract intel_crtc_dbuf_weights()Ville Syrjälä
2021-01-26drm/i915: Add pipe ddb entries into the dbuf stateVille Syrjälä
2021-01-26drm/i915: Introduce skl_ddb_entry_for_slices()Ville Syrjälä
2021-01-26drm/i915: Introduce intel_dbuf_slice_size()Ville Syrjälä
2021-01-26drm/i915: Pass the crtc to skl_compute_dbuf_slices()Ville Syrjälä
2021-01-26drm/i915: Extract intel_crtc_ddb_weight()Ville Syrjälä
2021-01-20drm/i915/tgl: Use TGL stepping info for applying WAsAditya Swarup
2021-01-14drm/i915/dg1: Apply WA 1409120013 and 14011059788José Roberto de Souza
2021-01-07Merge tag 'drm-intel-next-2021-01-04' of git://anongit.freedesktop.org/drm/dr...Daniel Vetter
2020-12-03Merge tag 'drm-intel-next-queued-2020-11-27' of git://anongit.freedesktop.org...Dave Airlie
2020-12-01drm/i915/pm: replace I915_READ()/WRITE() with intel_uncore_read()/write()Jani Nikula
2020-11-16drm/i915: Remove skl_adjusted_plane_pixel_rate()Ville Syrjälä
2020-11-16drm/i915: Store plane relative data rate in crtc_stateVille Syrjälä
2020-11-16drm/i915: Precompute can_sagv for each wm levelVille Syrjälä
2020-11-15drm/i915: Nuke intel_atomic_crtc_state_for_each_plane_state() from skl+ wm codeVille Syrjälä
2020-11-15drm/i915: Pass intel_atomic_state aroundVille Syrjälä
2020-11-13drm/i915: Add hw.pipe_mode to allow bigjoiner pipe/transcoder splitMaarten Lankhorst
2020-11-13Merge tag 'drm-intel-gt-next-2020-11-12-1' of git://anongit.freedesktop.org/d...Dave Airlie
2020-11-11drm/i915/tgl: Fix Media power gate sequence.Rodrigo Vivi
2020-10-29drm/i915: Use _MMIO_PIPE3() for ilk+ WM0_PIPE registersVille Syrjälä
2020-10-16drm/i915: Apply WAC6entrylatency to kbl/cflVille Syrjälä
2020-10-15drm/i915/dg1: Add initial DG1 workaroundsStuart Summers
2020-09-28drm/i915: Make intel_{enable,disable}_sagv() staticVille Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 07:47:14 +0000