summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_guc_submission.c
AgeCommit message (Expand)Author
2019-06-20drm/i915/execlists: Preempt-to-busyChris Wilson
2019-06-14drm/i915: Replace engine->timeline with a plain listChris Wilson
2019-06-12drm/i915: Remove I915_POSTING_READ_FWTvrtko Ursulin
2019-06-07drm/i915: Convert some more bits to use engine mmio accessorsTvrtko Ursulin
2019-05-28drm/i915: Move more GEM objects under gem/Chris Wilson
2019-05-28drm/i915/guc: Always ask GuC to update power domain statesMichal Wajdeczko
2019-05-23drm/i915/guc: Rename intel_guc_is_alive to intel_guc_is_loadedMichal Wajdeczko
2019-05-08drm/i915: Seal races between async GPU cancellation, retirement and signalingChris Wilson
2019-05-07drm/i915: Only reschedule the submission tasklet if preemption is possibleChris Wilson
2019-05-03drm/i915/execlists: Flush the tasklet on parkingChris Wilson
2019-04-26drm/i915: Switch back to an array of logical per-engine HW contextsChris Wilson
2019-04-24drm/i915: Move GraphicsTechnology files under gt/Chris Wilson
2019-04-11drm/i915/guc: Implement reset locallyChris Wilson
2019-04-09drm/i915/guc: Replace preempt_client lookup with engine->preempt_contextChris Wilson
2019-04-08drm/i915/guc: Replace WARN with a DRM_ERRORChris Wilson
2019-04-03drm/i915: Move the decision to use the breadcrumb tasklet to the backendChris Wilson
2019-03-18drm/i915: Switch to use HWS indices rather than addressesChris Wilson
2019-03-08drm/i915: Move over to intel_context_lookup()Chris Wilson
2019-03-05drm/i915: Store the BIT(engine->id) as the engine's maskChris Wilson
2019-02-28drm/i915/execlists: Suppress mere WAIT preemptionChris Wilson
2019-02-28drm/i915: Make request allocation caches globalChris Wilson
2019-02-26drm/i915: Remove i915_request.global_seqnoChris Wilson
2019-01-29drm/i915/execlists: Suppress preempting selfChris Wilson
2019-01-29drm/i915: Rename execlists->queue_priority to queue_priority_hintChris Wilson
2019-01-28drm/i915: Always allocate an object/vma for the HWSPChris Wilson
2019-01-25drm/i915: Remove GPU reset dependence on struct_mutexChris Wilson
2019-01-25drm/i915: Compute the HWS offsets explicitlyChris Wilson
2018-12-28drm/i915/execlists: Pull the render flush into breadcrumb emissionChris Wilson
2018-10-23drm/i915/guc: doorbell checking cleanupDaniele Ceraolo Spurio
2018-10-23drm/i915/guc: reserve the doorbell before selecting the cachelineDaniele Ceraolo Spurio
2018-10-23drm/i915/guc: rename __create/destroy_doorbellDaniele Ceraolo Spurio
2018-10-04drm/i915/guc: Don't clear the cookie on doorbell destroyDaniele Ceraolo Spurio
2018-10-04drm/i915/guc: init GuC descriptors after GuC loadDaniele Ceraolo Spurio
2018-10-01drm/i915: Combine multiple internal plists into the same i915_priolist bucketChris Wilson
2018-09-27drm/i915/execlists: Avoid kicking priority on the current contextChris Wilson
2018-09-20drm/i915/guc: Restore preempt-context across S3/S4Chris Wilson
2018-08-28drm/i915/selftests: ring all doorbells in igt_guc_doorbellsDaniele Ceraolo Spurio
2018-07-24drm/i915: Pull unpin map into vma releaseChris Wilson
2018-07-19drm/i915/guc: Keep guc submission permanently engagedChris Wilson
2018-07-16drm/i915/selftests: Force a preemption hangChris Wilson
2018-07-16drm/i915/execlists: Always clear preempt status on cancelling allChris Wilson
2018-07-13drm/i915/guc: Protect against no desc-pool on premature shutdownChris Wilson
2018-07-13drm/i915/guc: Protect against NULL client dereference in error pathChris Wilson
2018-07-12drm/i915/guc: Skip cleaning up the doorbells on error-before-allocateChris Wilson
2018-07-11drm/i915/execlists: Switch to rb_root_cachedChris Wilson
2018-06-05drm/i915/gtt: Rename i915_hw_ppgtt base memberChris Wilson
2018-06-05drm/i915/guc: Don't leak stage descriptor pool on init failureMichal Wajdeczko
2018-05-18drm/i915: Store a pointer to intel_context in i915_requestChris Wilson
2018-05-18drm/i915: Move request->ctx asideChris Wilson
2018-05-16drm/i915: Split execlists/guc reset preparationsChris Wilson
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 19:19:42 +0000