summaryrefslogtreecommitdiff
path: root/drivers/cxl/core.c
AgeCommit message (Expand)Author
2021-06-15cxl/pmem: Register 'pmem' / cxl_nvdimm devicesDan Williams
2021-06-15cxl/pmem: Add initial infrastructure for pmem supportDan Williams
2021-06-15cxl/core: Add cxl-bus driver infrastructureDan Williams
2021-06-12cxl/component_regs: Fix offsetBen Widawsky
2021-06-12cxl/hdm: Fix decoder count calculationBen Widawsky
2021-06-09cxl/acpi: Introduce cxl_decoder objectsDan Williams
2021-06-09cxl/acpi: Add downstream port data to cxl_port instancesDan Williams
2021-06-09cxl/acpi: Introduce the root of a cxl_port topologyDan Williams
2021-06-05cxl/pci: Fixup devm_cxl_iomap_block() to take a 'struct device *'Dan Williams
2021-06-05cxl/pci: Add HDM decoder capabilitiesBen Widawsky
2021-06-05cxl/pci: Reserve individual register block regionsIra Weiny
2021-06-05cxl/pci: Map registers based on capabilitiesIra Weiny
2021-05-26cxl/mem: Demarcate vendor specific capability IDsBen Widawsky
2021-05-14cxl/core: Refactor CXL register lookup for bridge reuseDan Williams
2021-05-14cxl/core: Rename bus.c to core.cDan Williams
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 22:26:21 +0000