summaryrefslogtreecommitdiff
path: root/drivers/clk/tegra
AgeCommit message (Expand)Author
2015-04-10clk: tegra: Use the proper parent for plld_dsiThierry Reding
2015-04-10clk: tegra: Use generic tegra_osc_clk_init() on Tegra114Thierry Reding
2015-04-10clk: tegra: Model oscillator as clockThierry Reding
2015-04-10clk: tegra: Add peripheral registers for bank YThierry Reding
2015-04-10clk: tegra: Register the proper number of resetsThierry Reding
2015-04-10clk: tegra: Remove needless initializationsThierry Reding
2015-04-10clk: tegra: Use consistent indentationThierry Reding
2015-04-10clk: tegra: Various whitespace cleanupsThierry Reding
2015-04-10clk: tegra: Enable HDA to HDMI clocks on Tegra124Dylan Reid
2015-04-10clk: tegra: Fix a bunch of sparse warningsThierry Reding
2015-04-10clk: tegra: Fix typo tabel -> tableThierry Reding
2015-02-18clk: Replace explicit clk assignment with __clk_hw_set_clkJavier Martinez Canillas
2015-02-02clk: tegra: Define PLLD_DSI and remove dsia(b)_muxMark Zhang
2015-02-02clk: tegra: Add support for the Tegra132 CAR IP blockPaul Walmsley
2015-02-02clk: tegra: make tegra_clocks_apply_init_table() arch_initcallPeter De Schrijver
2015-02-02clk: tegra: Fix order of arguments in WARNTomeu Vizoso
2015-02-02clk: tegra124: Add init data for dsi lp clocksSean Paul
2015-02-02clk: tegra: SDMMC controllers are on APBAndrew Bresticker
2014-11-26clk: tegra: Implement memory-controller clockThierry Reding
2014-09-18clk: tegra: Make clock initialization more robustTomeu Vizoso
2014-09-18clk: tegra124: Add PLL_M_UD and PLL_C_UD clocksMikko Perttunen
2014-08-08Merge tag 'cleanup-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds
2014-07-17ARM: tegra: Convert PMC to a driverThierry Reding
2014-07-17ARM: tegra: Move includes to include/soc/tegraThierry Reding
2014-07-08clk: tegra: Use XUSB-compatible SATA PLL sequenceMikko Perttunen
2014-06-30clk: tegra: export clock names for debuggingPeter De Schrijver
2014-06-27clk: tegra124: init table updatesPeter De Schrijver
2014-06-25clk: tegra: Add SATA clocks to Tegra124 initialization tableMikko Perttunen
2014-06-25clk: tegra: Enable hardware control of SATA PLLMikko Perttunen
2014-06-25clk: tegra: fix vi_sensor clocks on Tegra124Peter De Schrijver
2014-05-28Merge branch 'clk-fixes' into clk-nextMike Turquette
2014-05-27Merge tag 'clk-tegra-fixes-3.15' of git://nv-tegra.nvidia.com/user/pdeschrijv...Mike Turquette
2014-05-22clk: tegra: Initialize xusb clocksAndrew Bresticker
2014-05-22clk: tegra: Fix xusb_hs_src clock hierarchyAndrew Bresticker
2014-05-22clk: tegra: Fix xusb_fs_src muxJim Lin
2014-05-22clk: tegra: Enable hardware control of PLLEJim Lin
2014-05-16clk: tegra: Fix wrong value written to PLLE_AUXTuomas Tynkkynen
2014-04-24clk: tegra: remove non-existent clocksStephen Warren
2014-04-17clk: tegra: Fix enabling of PLLEThierry Reding
2014-04-17clk: tegra: Introduce divider mask and shift helpersThierry Reding
2014-04-17clk: tegra: Fix PLLE programmingThierry Reding
2014-02-24Merge branch 'clk-fixes' into clk-nextMike Turquette
2014-02-23clk: tegra: Staticize tegra_clk_periph_no_gate_opsSachin Kamat
2014-02-20clk: tegra124: remove gr2d and gr3d clocksPeter De Schrijver
2014-02-20clk: tegra: Fix vic03 mux indexPeter De Schrijver
2014-02-17clk: tegra: use max divider if divider overflowsAndrew Bresticker
2014-02-17clk: tegra: cclk_lp has a pllx/2 dividerAndrew Bresticker
2014-02-17clk: tegra: fix sdmmc clks on Tegra1x4Andrew Bresticker
2014-02-17clk: tegra: fix host1x clock on Tegra124Mark Zhang
2014-02-17clk: tegra: PLLD2 fixes for hdmiDavid Ung
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-12 13:18:28 +0000