linux.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author
2021-02-22	Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...	Linus Torvalds
2021-02-20	Merge tag 'arm-drivers-v5.12' of git://git.kernel.org/pub/scm/linux/kernel/gi...	Linus Torvalds
2021-02-11	clk: tegra: cvb: Provide missing description for 'tegra_cvb_add_opp_table()'s...	Lee Jones
2021-02-11	clk: tegra: clk-tegra30: Remove unused variable 'reg'	Lee Jones
2021-01-12	clk: tegra30: Add hda clock default rates to clock driver	Peter Geis
2021-01-05	memory: tegra124-emc: Make driver modular	Dmitry Osipenko
2020-12-21	Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...	Linus Torvalds
2020-12-10	clk: tegra: Fix duplicated SE clock entry	Dmitry Osipenko
2020-11-26	clk: tegra: bpmp: Clamp clock rates on requests	Sivaram Nair
2020-11-20	clk: tegra: Do not return 0 on failure	Nicolin Chen
2020-11-06	clk: tegra: Export Tegra20 EMC kernel symbols	Dmitry Osipenko
2020-10-22	Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...	Linus Torvalds
2020-09-23	clk: tegra: Drop !provider check in tegra210_clk_emc_set_rate()	Stephen Boyd
2020-09-21	clk: tegra: Fix missing prototype for tegra210_clk_register_emc()	Thierry Reding
2020-09-21	clk: tegra: Always program PLL_E when enabled	Thierry Reding
2020-09-21	clk: tegra: Capitalization fixes	Thierry Reding
2020-07-27	clk: tegra: pll: Improve PLLM enable-state detection	Dmitry Osipenko
2020-06-10	Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...	Linus Torvalds
2020-05-12	clk: tegra: Fix initial rate for pll_a on Tegra124	Thierry Reding
2020-05-12	clk: tegra: Add Tegra210 CSI TPG clock gate	Sowjanya Komatineni
2020-05-12	clk: tegra30: Use custom CCLK implementation	Dmitry Osipenko
2020-05-12	clk: tegra20: Use custom CCLK implementation	Dmitry Osipenko
2020-05-12	clk: tegra: cclk: Add helpers for handling PLLX rate changes	Dmitry Osipenko
2020-05-12	clk: tegra: pll: Add pre/post rate-change hooks	Dmitry Osipenko
2020-05-12	clk: tegra: Add custom CCLK implementation	Dmitry Osipenko
2020-05-12	clk: tegra: Remove the old emc_mux clock for Tegra210	Joseph Lo
2020-05-12	clk: tegra: Implement Tegra210 EMC clock	Joseph Lo
2020-05-12	clk: tegra: Export functions for EMC clock scaling	Joseph Lo
2020-05-12	clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210	Joseph Lo
2020-05-12	clk: tegra: Rename Tegra124 EMC clock source file	Thierry Reding
2020-03-24	clk: tegra: Use NULL for pointer initialization	Stephen Boyd
2020-03-12	clk: tegra: Remove audio clocks configuration from clock driver	Sowjanya Komatineni
2020-03-12	clk: tegra: Remove tegra_pmc_clk_init along with clk ids	Sowjanya Komatineni
2020-03-12	clk: tegra: Remove CLK_M_DIV fixed clocks	Sowjanya Komatineni
2020-03-12	clk: tegra: Fix Tegra PMC clock out parents	Sowjanya Komatineni
2020-03-12	clk: tegra: Add Tegra OSC to clock lookup	Sowjanya Komatineni
2020-03-12	clk: tegra: Add support for OSC_DIV fixed clocks	Sowjanya Komatineni
2020-01-31	Merge branches 'clk-imx', 'clk-ti', 'clk-xilinx', 'clk-nvidia', 'clk-qcom', '...	Stephen Boyd
2020-01-10	clk: tegra20/30: Explicitly set parent clock for Video Decoder	Dmitry Osipenko
2020-01-10	clk: tegra20/30: Don't pre-initialize displays parent clock	Dmitry Osipenko
2020-01-10	clk: tegra: divider: Check UART's divider enable-bit state on rate's recalcul...	Dmitry Osipenko
2020-01-10	clk: tegra: clk-dfll: Remove call to pm_runtime_irq_safe()	Sowjanya Komatineni
2020-01-08	clk: tegra: Mark fuse clock as critical	Stephen Warren
2019-12-24	clk: tegra: Fix double-free in tegra_clk_init()	Dmitry Osipenko
2019-11-13	clk: tegra: Use match_string() helper to simplify the code	YueHaibing
2019-11-11	clk: tegra: Fix build error without CONFIG_PM_SLEEP	YueHaibing
2019-11-11	clk: tegra: Optimize PLLX restore on Tegra20/30	Dmitry Osipenko
2019-11-11	clk: tegra: Add suspend and resume support on Tegra210	Sowjanya Komatineni
2019-11-11	clk: tegra: Share clk and rst register defines with Tegra clock driver	Sowjanya Komatineni
2019-11-11	clk: tegra: Use fence_udelay() during PLLU init	Sowjanya Komatineni