summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi/clk-sunxi.c
AgeCommit message (Expand)Author
2016-11-04clk: sunxi: Fix M factor computation for APB1Stéphan Rafin
2016-04-25clk: sunxi: Let divs clocks read the base factor clock name from devicetreeJens Kuske
2016-04-22clk: sunxi: Add sun6i/8i display supportJean-Francois Moine
2016-02-21clk: sunxi: Improve divs_clk error handling and reportingAndre Przywara
2016-02-21clk: sunxi: improve divider_clk error handling and reportingAndre Przywara
2016-02-21clk: sunxi: improve mux_clk error handling and reportingAndre Przywara
2016-02-11clk: sunxi: Remove clk_register_clkdev callsMaxime Ripard
2016-02-11clk: sunxi: Remove old probe and protection codeMaxime Ripard
2016-02-11clk: sunxi: convert current clocks registration to CLK_OF_DECLAREMaxime Ripard
2016-02-11clk: sunxi: Make clocks setup functions take const pointerMaxime Ripard
2016-02-11clk: sunxi: Make clocks setup functions return their clockMaxime Ripard
2016-02-02clk: sunxi: improve error reporting for the mux clockAndre Przywara
2016-01-29clk: sunxi: rewrite sun6i-a31-ahb1-clk using factors clk with custom recalcChen-Yu Tsai
2016-01-27clk: sunxi: factors: Consolidate get_factors parameters into a structChen-Yu Tsai
2016-01-27clk: sunxi: factors: Make struct clk_factors_config table constChen-Yu Tsai
2015-12-08clk: sunxi: Add H3 clocks supportJens Kuske
2015-10-17ARM: sunxi: Add R8 supportMaxime Ripard
2015-08-31Merge tag 'clk-for-linus-4.3' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds
2015-08-24clk: sunxi: Convert to clk_hw based provider APIsStephen Boyd
2015-08-24clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd
2015-08-24clk: Replace __clk_get_num_parents with clk_hw_get_num_parents()Stephen Boyd
2015-08-12clk: sunxi: Add a simple gates driverMaxime Ripard
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd
2015-07-28clk: sunxi: make use of of_clk_parent_fill helper functionDinh Nguyen
2015-07-27clk: fix some determine_rate implementationsBoris Brezillon
2015-07-27clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon
2015-07-20clk: sunxi: Include clk.h and remove unused clkdev.h includesStephen Boyd
2015-07-09Merge tag 'sunxi-late-for-4.2' of https://git.kernel.org/pub/scm/linux/kernel...Kevin Hilman
2015-07-05ARM: sunxi: Add Machine support for A33Vishnu Patekar
2015-05-05clk: sunxi: Fix of_io_request_and_map error checkMaxime Ripard
2015-03-25clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6Chen-Yu Tsai
2015-03-25clk: sunxi: Make divs clocks specify which output is the base factor clockChen-Yu Tsai
2015-03-21clk: sunxi: Register divs clocks before factor clocksChen-Yu Tsai
2015-03-21clk: sunxi: Add "cpu" to list of protected clocks for sun5iChen-Yu Tsai
2015-03-21clk: sunxi: Add muxable ahb factors clock for sun5i and sun7iChen-Yu Tsai
2015-02-23clk: sunxi: Move USB clocks to separate fileChen-Yu Tsai
2015-02-21Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds
2015-02-02clk: Add rate constraints to clocksTomeu Vizoso
2015-01-25sunxi: clk: Set sun6i-pll1 n_start = 1Hans de Goede
2015-01-14clk: sunxi: Remove custom phase functionMaxime Ripard
2015-01-06clk: sunxi: Propagate rate changes to parent for mux clocksChen-Yu Tsai
2015-01-05ARM: sunxi: Add "allwinner,sun6i-a31s" to mach-sunxiHans de Goede
2014-12-21clk: sunxi: Give sunxi_factors_register a registers parameterHans de Goede
2014-12-21clk: sunxi: unify sun6i AHB1 clock with proper PLL6 pre-dividerChen-Yu Tsai
2014-12-21clk: sunxi: Remove ahb1_sdram from sun6i/sun8i protected clocks listChen-Yu Tsai
2014-11-23clk: sunxi: Implement A31 PLL6 as a divs clock for 2x outputChen-Yu Tsai
2014-11-23clk: sunxi: Specify number of child clocks for divs clocksChen-Yu Tsai
2014-11-23clk: sunxi: Removed unused/incorrect sun6i-a31-apb2-clk driverChen-Yu Tsai
2014-11-11clk: sunxi: unify APB1 clockEmilio López
2014-10-21clk: sunxi: Add support for bus clock gates on Allwinner A80 SoCChen-Yu Tsai
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 03:34:26 +0000