summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi/clk-sunxi.c
AgeCommit message (Expand)Author
2014-07-28clk: sunxi: add __iomem markings to MMIO pointersEmilio López
2014-07-04clk: sunxi: Add A23 clocks supportChen-Yu Tsai
2014-07-04clk: sunxi: Add support for table-based divider clocksChen-Yu Tsai
2014-07-04clk: sunxi: move "ahb_sdram" to protected clock listChen-Yu Tsai
2014-07-04clk: sunxi: register clock gates with clkdevChen-Yu Tsai
2014-06-11clk: sun6i: Protect SDRAM gating bitMaxime Ripard
2014-06-11clk: sun6i: Protect CPU clockMaxime Ripard
2014-06-11clk: sunxi: Rework clock protection codeMaxime Ripard
2014-06-11clk: sunxi: Move the GMAC clock to a file of its ownMaxime Ripard
2014-06-11clk: sunxi: Move the 24M oscillator to a file of its ownMaxime Ripard
2014-06-11clk: sunxi: Remove calls to clk_putMaxime Ripard
2014-06-11clk: sunxi: Implement A31 USB clockMaxime Ripard
2014-06-07Merge tag 'clk-for-linus-3.16' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds
2014-05-20clk: sunxi: fix function type for CLK_OF_DECLARERob Herring
2014-05-20clk: sunxi: avoid double DT matchingRob Herring
2014-05-14clk: sunxi: Fixup clk_sunxi_mmc_phase_control to take a clk rather then a hw_clkHans de Goede
2014-05-05clk: sunxi: Implement MMC phase controlEmilio López
2014-03-19clk: sunxi: fix thinko in commentEmilio López
2014-03-19clk: sunxi: fix some calculationsEmilio López
2014-03-19clk: sunxi: fix A20 PLL4 calculationEmilio López
2014-02-18clk: sunxi: Add new clock compatiblesMaxime Ripard
2014-02-18clk: sunxi: Add Allwinner A20/A31 GMAC clock unitChen-Yu Tsai
2014-02-18clk: sunxi: Add support for PLL6 on the A31Maxime Ripard
2014-02-18clk: sunxi: Add USB clock register defintionsRoman Byshko
2014-02-18clk: sunxi: Add support for USB clock-register reset bitsHans de Goede
2014-02-03clk: sunxi: get divs parent clock name from parent factor clockChen-Yu Tsai
2014-02-03clk: sunxi: add names for pll5, pll6 parent clocks to factors_dataChen-Yu Tsai
2014-02-03clk: sunxi: add clock-output-names dt property supportChen-Yu Tsai
2014-01-27clk: sunxi: fix overflow when setting up divided factorsEmilio López
2013-12-28clk: sunxi: Allwinner A20 output clock supportChen-Yu Tsai
2013-12-28clk: sunxi: support better factor DT nodesEmilio López
2013-12-28clk: sunxi: mod0 supportEmilio López
2013-12-28clk: sunxi: add PLL5 and PLL6 supportEmilio López
2013-12-28clk: sunxi: make factors_clk_setup return the clock it registersEmilio López
2013-12-28clk: sunxi: add gating support to PLL1Emilio López
2013-12-28clk: sunxi: clean the magic number of mux parentsEmilio López
2013-12-28clk: sunxi: register factors clocks behind compositeEmilio López
2013-12-01Merge tag 'sunxi-clk-for-3.13' of https://github.com/mripard/linux into clk-n...Mike Turquette
2013-11-10drivers: clk: sunxi: Fix memory leakage in clk-sunxi.cVictor N. Ramos Mello
2013-11-10clk: sunxi: protect core clocks from accidental shutdownEmilio López
2013-09-29clk: sunxi: declare OF clock providerSebastian Hesselbarth
2013-08-27clk: sunxi: Fix incorrect placement of __initconstSachin Kamat
2013-08-26clk: sunxi: Add Allwinner A20 gatesMaxime Ripard
2013-08-26clk: sunxi: Add A31 clocks supportMaxime Ripard
2013-08-26clk: sunxi: Allow to specify the divider width from the dividers dataMaxime Ripard
2013-08-26clk: sunxi: Rename the structure to prepare the addition of sun6iMaxime Ripard
2013-08-26clk: sunxi: fix initialization of basic clocksEmilio López
2013-08-26clk: sunxi: Add A10s gatesMaxime Ripard
2013-08-19clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan
2013-08-08clk: sunxi: Fix checking return value of clk_register_[composite|factors]Axel Lin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-02 22:15:48 +0000