summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi-ng
AgeCommit message (Expand)Author
2017-07-24clk: sunxi-ng: sun5i: Add clk_set_rate_parent to the CPU clockMaxime Ripard
2017-06-16clk: sunxi-ng: Staticize ccu_mux_helper_unapply_prediv()Stephen Boyd
2017-06-16Merge tag 'sunxi-clk-for-4.13' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd
2017-06-14Merge tag 'sunxi-clk-fixes-for-4.12' of https://git.kernel.org/pub/scm/linux/...Stephen Boyd
2017-06-07clk: sunxi-ng: Move all clock types to a libraryStephen Boyd
2017-06-07clk: sunxi-ng: a83t: Add support for A83T's PRCMChen-Yu Tsai
2017-06-07clk: sunxi-ng: select SUNXI_CCU_MULT for sun8i-a83tArnd Bergmann
2017-06-07clk: sunxi-ng: a83t: Fix audio PLL divider offsetChen-Yu Tsai
2017-06-07clk: sunxi-ng: a83t: Fix PLL lock status register offsetChen-Yu Tsai
2017-06-07clk: sunxi-ng: Add driver for A83T CCUChen-Yu Tsai
2017-06-07clk: sunxi-ng: Support multiple variable pre-dividersChen-Yu Tsai
2017-06-07clk: sunxi-ng: de2: fix wrong pointer passed to PTR_ERR()Wei Yongjun
2017-06-07clk: sunxi-ng: sun5i: Export video PLLsMaxime Ripard
2017-06-07clk: sunxi-ng: mux: Re-adjust parent rateMaxime Ripard
2017-06-07clk: sunxi-ng: mux: Change pre-divider application function prototypeMaxime Ripard
2017-06-07clk: sunxi-ng: mux: split out the pre-divider computation codeMaxime Ripard
2017-06-07clk: sunxi-ng: mux: Don't just rely on the parent for CLK_SET_RATE_PARENTMaxime Ripard
2017-06-07clk: sunxi-ng: div: Switch to divider_round_rateMaxime Ripard
2017-06-07clk: sunxi-ng: Pass the parent and a pointer to the clocks round rateMaxime Ripard
2017-06-07clk: sunxi-ng: explicitly include linux/spinlock.hTobias Klauser
2017-06-07clk: sunxi-ng: add support for DE2 CCUIcenowy Zheng
2017-05-31clk: sunxi-ng: a64: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai
2017-05-31clk: sunxi-ng: h3: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai
2017-05-25clk: sunxi-ng: sun5i: Fix ahb_bist_clk definitionBoris Brezillon
2017-05-18clk: sunxi-ng: enable SUNXI_CCU_MP for PRCMArnd Bergmann
2017-05-14clk: sunxi-ng: v3s: Fix usb otg device reset bitYong Deng
2017-05-14clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetChen-Yu Tsai
2017-05-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds
2017-04-28clk: sunxi-ng: always select CCU_GATEArnd Bergmann
2017-04-21Merge tag 'sunxi-clk-for-4.12-2' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd
2017-04-19Merge tag 'sunxi-clk-for-4.12' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd
2017-04-13clk: sunxi-ng: a80: Fix audio PLL comment not matching actual codeChen-Yu Tsai
2017-04-13clk: sunxi-ng: Fix round_rate/set_rate multiplier minimum mismatchChen-Yu Tsai
2017-04-13clk: sunxi-ng: use 1 as fallback for minimum multiplierChen-Yu Tsai
2017-04-13clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai
2017-04-13clk: sunxi-ng: Add clk notifier to gate then ungate PLL clocksChen-Yu Tsai
2017-04-13clk: sunxi-ng: fix build failure in ccu-sun9i-a80 driverTobias Regnery
2017-04-13clk: sunxi-ng: fix build error without CONFIG_RESET_CONTROLLERTobias Regnery
2017-04-10clk: sunxi-ng: fix PRCM CCU CLK_NUMBER valueIcenowy Zheng
2017-04-10clk: sunxi-ng: fix PRCM CCU ir clk parentIcenowy Zheng
2017-04-06clk: sunxi-ng: Display index when clock registration failsPriit Laes
2017-04-05clk: sunxi-ng: a33: Add offset and minimum value for DDR1 PLL N factorChen-Yu Tsai
2017-04-05clk: sunxi-ng: a80: Remodel CPU cluster PLLs as N-type multiplier clocksChen-Yu Tsai
2017-04-05clk: sunxi-ng: mult: Support PLL lock detectionChen-Yu Tsai
2017-04-04clk: sunxi-ng: add support for PRCM CCUsIcenowy Zheng
2017-03-20clk: sunxi-ng: fix recalc_rate formula of NKMP clocksIcenowy Zheng
2017-03-20clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich
2017-03-06clk: sunxi-ng: sun5i: Fix mux width for csi clockPriit Laes
2017-03-06clk: sunxi-ng: tighten SoC deps on explicit AllWinner SoCsPeter Robinson
2017-03-06clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driverIcenowy Zheng
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 15:55:45 +0000