index
:
linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
st
/
clkgen-pll.c
Age
Commit message (
Expand
)
Author
2019-09-06
clk: st: clkgen-pll: remove unused variable 'st_pll3200c32_407_a0'
YueHaibing
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
Thomas Gleixner
2018-12-10
clk: st: Remove usage of CLK_IS_BASIC
Stephen Boyd
2018-06-12
treewide: kzalloc() -> kcalloc()
Kees Cook
2016-09-16
drivers: clk: st: Simplify clock binding of STiH4xx platforms
Gabriel Fernandez
2016-09-16
drivers: clk: st: Remove stih415-416 clock support
Gabriel Fernandez
2016-06-30
clk: st: clkgen-pll: Detect critical clocks
Lee Jones
2015-10-08
drivers: clk: st: Correct the pll-type for A9 for stih418
Gabriel Fernandez
2015-10-08
drivers: clk: st: PLL rate change implementation for DVFS
Gabriel Fernandez
2015-10-08
drivers: clk: st: Support for enable/disable in Clockgen PLLs
Gabriel Fernandez
2015-09-17
drivers: clk: st: Rename st_pll3200c32_407_c0_x into st_pll3200c32_cx_x
Gabriel Fernandez
2015-08-24
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
Stephen Boyd
2015-07-28
Merge branch 'cleanup-clk-h-includes' into clk-next
Stephen Boyd
2015-07-20
clk: st: Include clk.h
Stephen Boyd
2015-07-06
drivers: clk: st: Add CLK_GET_RATE_NOCACHE flag to clocks
Pankaj Dev
2015-05-14
clk: st: Silence sparse warnings
Stephen Boyd
2015-04-01
clk: constify of_device_id array
Fabian Frederick
2014-07-28
clk: st: STiH407: Support for clockgenA9
Gabriel FERNANDEZ
2014-07-28
clk: st: STiH407: Support for clockgenC0
Gabriel FERNANDEZ
2014-07-28
clk: st: STiH407: Support for clockgenA0
Gabriel FERNANDEZ
2014-07-28
clk: st: use static const for clkgen_pll_data tables
Gabriel FERNANDEZ
2014-05-28
clk: st: Terminate of match table
Stephen Boyd
2014-05-23
clk: st: Fix memory leak
Valentin Ilie
2014-03-25
clk: st: Support for ClockGenA9/DDR/GPU
Gabriel FERNANDEZ
2014-03-25
clk: st: Support for PLLs inside ClockGenA(s)
Gabriel FERNANDEZ