summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip/clk-rk3368.c
AgeCommit message (Expand)Author
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds
2019-06-15clk: rockchip: convert pclk_wdt boilerplat to new SGRF_GATE macroHeiko Stuebner
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd
2017-10-14clk: rockchip: export clock pclk_efuse_256 for RK3368 SoCsRomain Perier
2017-06-02clk: rockchip: mark some special clk as critical on rk3368Elaine Zhang
2017-03-10clk: rockchip: mark some rk3368 core-clks as criticalElaine Zhang
2017-03-10clk: rockchip: export SCLK_TIMERXX id for timers on rk3368Elaine Zhang
2016-03-27clk: rockchip: release io resource when failing to init clkShawn Lin
2016-03-27clk: rockchip: Add support for multiple clock providersXing Zheng
2016-03-27clk: rockchip: allow varying mux parameters for cpuclk pll-sourcesXing Zheng
2016-03-04Merge tag 'v4.6-rockchip-clk2' of git://git.kernel.org/pub/scm/linux/kernel/g...Stephen Boyd
2016-02-26clk: rockchip: include downstream muxes into fractional dividers on rk3368Elaine Zhang
2016-02-15Merge tag 'v4.6-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/g...Michael Turquette
2016-02-04clk: rockchip: convert manually created factor clocks to the new typeHeiko Stuebner
2016-01-25clk: rockchip: rk3368: enable the CLK_SET_RATE_PARENT flag for i2s_2chzhangqing
2016-01-25clk: rockchip: rk3368: enable the CLK_SET_RATE_PARENT flag for spdif_8chzhangqing
2016-01-25clk: rockchip: rk3368: fix edp_24m parentzhangqing
2016-01-24clk: rockchip: rk3368: fix hdmi_cec gate-registerHeiko Stuebner
2016-01-24clk: rockchip: rk3368: fix parents of video encoder/decoderHeiko Stuebner
2016-01-24clk: rockchip: rk3368: fix cpuclk core dividersHeiko Stuebner
2016-01-24clk: rockchip: rk3368: fix cpuclk mux bit of big cpu-clusterHeiko Stuebner
2016-01-16clk: rockchip: rk3368: fix some clock gatesJianqun xu
2015-12-21clk: rockchip: only enter pll slow-mode directly before reboots on rk3288Heiko Stuebner
2015-12-03clk: rockchip: fix rk3368 cpuclk divider offsetsHeiko Stuebner
2015-12-02clk: rockchip: protect rk3368 aclk_bus and aclk_peri clocksJianqun xu
2015-12-02clk: rockchip: Force rk3368 PWM clock (and its parents) onCaesar Wang
2015-09-14clk: rockchip: add critical clock for rk3368Heiko Stübner
2015-07-06clk: rockchip: add rk3368 clock controllerHeiko Stuebner
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-08 22:31:26 +0000