summaryrefslogtreecommitdiff
path: root/drivers/clk/meson
AgeCommit message (Expand)Author
2019-02-13clk: meson: meson8b: fix the naming of the APB clocksMartin Blumenstingl
2019-02-13clk: meson: Add G12A AO Clock + Reset ControllerNeil Armstrong
2019-02-04clk: meson: factorise meson64 peripheral clock controller driversJerome Brunet
2019-02-04clk: meson: g12a: add peripheral clock controllerJian Hu
2019-02-04clk: meson: pll: update driver for the g12aJerome Brunet
2019-02-02clk: meson: rework and clean drivers dependenciesJerome Brunet
2019-02-02clk: meson: axg-audio does not require sysconJerome Brunet
2019-01-18clk: meson: ao-clkc: claim clock controller input clocks from DTJerome Brunet
2019-01-18clk: meson: axg: claim clock controller input clock from DTJerome Brunet
2019-01-18clk: meson: gxbb: claim clock controller input clock from DTJerome Brunet
2019-01-07clk: meson: meson8b: add the GPU clock treeMartin Blumenstingl
2019-01-07clk: meson: meson8b: use a separate clock table for Meson8Martin Blumenstingl
2019-01-07clk: meson: axg-ao: add 32k generation subtreeJerome Brunet
2019-01-07clk: meson: gxbb-ao: replace cec-32k with the dual dividerJerome Brunet
2019-01-07clk: meson: add dual divider clock driverJerome Brunet
2019-01-07clk: meson: clean-up clock registrationJerome Brunet
2018-12-14Merge branch 'clk-fixes' into clk-nextStephen Boyd
2018-12-13Merge tag 'meson-clk-4.21-2' of https://github.com/BayLibre/clk-meson into cl...Stephen Boyd
2018-12-11clk: meson: axg-audio: use the clk input helper functionJerome Brunet
2018-12-05clk: meson: add clk-input helper functionJerome Brunet
2018-12-03clk: meson: Mark some things staticStephen Boyd
2018-12-03clk: meson: meson8b: add the read-only video clock treesMartin Blumenstingl
2018-12-03clk: meson: meson8b: add the fractional divider for vid_pll_dcoMartin Blumenstingl
2018-12-03clk: meson: meson8b: fix the offset of vid_pll_dco's N valueMartin Blumenstingl
2018-11-27clk: meson: Fix GXL HDMI PLL fractional bits widthNeil Armstrong
2018-11-23clk: meson: meson8b: add the CPU clock post divider clocksMartin Blumenstingl
2018-11-23clk: meson: meson8b: rename cpu_div2/cpu_div3 to cpu_in_div2/cpu_in_div3Martin Blumenstingl
2018-11-23clk: meson: clk-regmap: add read-only gate opsMartin Blumenstingl
2018-11-23clk: meson: meson8b: allow changing the CPU clock treeMartin Blumenstingl
2018-11-23clk: meson: meson8b: run from the XTAL when changing the CPU frequencyMartin Blumenstingl
2018-11-23clk: meson: meson8b: add support for more M/N values in sys_pllMartin Blumenstingl
2018-11-23clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICALMartin Blumenstingl
2018-11-23clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_selMartin Blumenstingl
2018-11-23clk: meson: clk-pll: check if the clock is already enabledMartin Blumenstingl
2018-11-23clk: meson: meson8b: fix the width of the cpu_scale_div clockMartin Blumenstingl
2018-11-23clk: meson: meson8b: fix incorrect divider mapping in cpu_scale_tableMartin Blumenstingl
2018-11-23clk: meson: meson8b: use the HHI syscon if availableMartin Blumenstingl
2018-11-23clk: meson-gxbb: Add video clocksNeil Armstrong
2018-11-23dt-bindings: clk: meson-gxbb: Add Video clock bindingsNeil Armstrong
2018-11-23clk: meson-gxbb: Fix HDMI PLL for GXL SoCsNeil Armstrong
2018-11-23clk: meson: Add vid_pll divider driverNeil Armstrong
2018-11-08clk: meson: axg: mark fdiv2 and fdiv3 as criticalJerome Brunet
2018-11-08clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICALChristian Hewitt
2018-09-26clk: meson: meson8b: use the regmap in the internal reset controllerMartin Blumenstingl
2018-09-26clk: meson: meson8b: register the clock controller earlyMartin Blumenstingl
2018-09-26clk: meson-axg: pcie: drop the mpll3 clock parentYixun Lan
2018-09-26clk: meson: axg: round audio system master clocks downJerome Brunet
2018-09-26clk: meson: clk-pll: drop hard-coded rates from pll tablesJerome Brunet
2018-09-26clk: meson: clk-pll: remove od parametersJerome Brunet
2018-09-26clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessaryJerome Brunet