summaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek
AgeCommit message (Expand)Author
2015-10-01clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao
2015-10-01clk: mediatek: Add subsystem clocks of MT8173James Liao
2015-10-01clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao
2015-10-01clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao
2015-10-01clk: mediatek: Add __initdata and __init for data and functionsJames Liao
2015-10-01clk: mediatek: Remove unused code from MT8173.James Liao
2015-10-01clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao
2015-10-01clk: mediatek: add 13mhz clock for MT8173Joe.C
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd
2015-07-28clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao
2015-07-28clk: mediatek: Fix calculation of PLL rate settingsJames Liao
2015-07-28clk: mediatek: Fix PLL registers setting flowJames Liao
2015-07-20clk: mediatek: Properly include clk.hStephen Boyd
2015-07-06clk: mediatek: mt8173: Fix enabling of critical clocksSascha Hauer
2015-06-04clk: mediatek: Fix apmixedsys clock registrationJames Liao
2015-05-19clk: mediatek: Initialize clk_init_dataRicky Liang
2015-05-05clk: mediatek: Add basic clocks for Mediatek MT8173.James Liao
2015-05-05clk: mediatek: Add basic clocks for Mediatek MT8135.James Liao
2015-05-05clk: mediatek: Add reset controller supportSascha Hauer
2015-05-05clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-03 20:27:23 +0000