index
:
linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
at91
Age
Commit message (
Expand
)
Author
2019-09-20
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
2019-09-17
clk: at91: allow 24 Mhz clock as input for PLL
Eugen Hristev
2019-09-16
clk: at91: select parent if main oscillator or bypass is enabled
Eugen Hristev
2019-09-16
clk: at91: fix update bit maps on CFG_MOR write
Eugen Hristev
2019-07-22
clk: at91: generated: Truncate divisor to GENERATED_MAX_DIV + 1
Codrin Ciubotariu
2019-07-17
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
2019-06-27
clk: at91: sckc: use dedicated functions to unregister clock
Claudiu Beznea
2019-06-27
clk: at91: sckc: improve error path for sama5d4 sck registration
Claudiu Beznea
2019-06-27
clk: at91: sckc: remove unnecessary line
Claudiu Beznea
2019-06-27
clk: at91: sckc: improve error path for sam9x5 sck register
Claudiu Beznea
2019-06-27
clk: at91: sckc: add support to free slow clock osclillator
Claudiu Beznea
2019-06-27
clk: at91: sckc: add support to free slow rc oscillator
Claudiu Beznea
2019-06-27
clk: at91: sckc: add support to free slow oscillator
Claudiu Beznea
2019-06-26
clk: at91: sckc: add support for SAM9X60
Claudiu Beznea
2019-06-26
clk: at91: sckc: add support to specify registers bit offsets
Claudiu Beznea
2019-06-26
clk: at91: sckc: sama5d4 has no bypass support
Claudiu Beznea
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
Thomas Gleixner
2019-05-07
Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...
Stephen Boyd
2019-04-25
clk: at91: Mark struct clk_range as const
Stephen Boyd
2019-04-25
clk: at91: add sam9x60 pmc driver
Alexandre Belloni
2019-04-25
clk: at91: add sam9x60 PLL driver
Alexandre Belloni
2019-04-25
clk: at91: master: Add sam9x60 support
Alexandre Belloni
2019-04-25
clk: at91: usb: Add sam9x60 support
Alexandre Belloni
2019-04-25
clk: at91: allow configuring generated PCR layout
Alexandre Belloni
2019-04-25
clk: at91: allow configuring peripheral PCR layout
Alexandre Belloni
2019-04-25
clk: at91: sckc: handle different RC startup time
Alexandre Belloni
2019-04-25
clk: at91: modernize sckc binding
Alexandre Belloni
2019-03-18
clk: at91: fix programmable clock for sama5d2
Matthias Wieloch
2019-03-08
Merge branch 'clk-at91' into clk-next
Stephen Boyd
2019-02-25
clk: at91: programmable: remove unneeded register read
Nicolas Ferre
2019-02-22
clk: at91: optimize clk_round_rate() for AUDIO_PLL
Michał Mirosław
2019-02-20
clk: at91: fix masterck name
Alexandre Belloni
2019-02-20
clk: at91: fix at91sam9x5 peripheral clock number
Alexandre Belloni
2019-01-09
clk: at91: enable AUDIOPLL as source for PCKx on SAMA5D2
Michał Mirosław
2018-10-18
Merge branches 'clk-actions-reset', 'clk-imx7-init-critical', 'clk-mmp2-ids' ...
Stephen Boyd
2018-10-17
clk: at91: move DT compatibility code to its own file
Alexandre Belloni
2018-10-17
clk: at91: add at91sam9rl PMC driver
Alexandre Belloni
2018-10-17
clk: at91: add at91sam9x5 PMCs driver
Alexandre Belloni
2018-10-17
clk: at91: add at91sam9260 PMC driver
Alexandre Belloni
2018-10-17
clk: at91: add sama5d2 PMC driver
Alexandre Belloni
2018-10-17
clk: at91: add sama5d4 pmc driver
Alexandre Belloni
2018-10-17
clk: at91: add new DT lookup function
Alexandre Belloni
2018-10-17
clk: at91: add pmc_data struct and helpers
Alexandre Belloni
2018-10-17
clk: at91: allow clock registration from C code
Alexandre Belloni
2018-10-17
clk: at91: generated: set audio_pll_allowed in at91_clk_register_generated()
Alexandre Belloni
2018-10-17
clk: at91: audio-pll: separate registration from DT parsing
Alexandre Belloni
2018-10-17
clk: at91: h32mx: separate registration from DT parsing
Alexandre Belloni
2018-10-17
clk: at91: generated: SSCs don't have a gclk
Alexandre Belloni
2018-10-17
clk: at91: audio-pll: fix audio pmc type
Alexandre Belloni
2018-10-16
clk: at91: Fix division by zero in PLL recalc_rate()
Ronald Wahl
[next]