summaryrefslogtreecommitdiff
path: root/arch/x86/kernel/tsc_msr.c
AgeCommit message (Expand)Author
2018-10-02x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra
2018-07-03x86/platform/intel-mid: Remove custom TSC calibrationAndy Shevchenko
2018-07-03x86/tsc: Use SPDX identifier and update Intel copyrightAndy Shevchenko
2018-07-03x86/tsc: Convert to use x86_match_cpu() and INTEL_CPU_FAM6()Andy Shevchenko
2018-07-03x86/tsc: Add missing header to tsc_msr.cAndy Shevchenko
2016-11-18x86/tsc: Set TSC_KNOWN_FREQ and TSC_RELIABLE flags on Intel Atom SoCsBin Gao
2016-07-11x86/tsc_msr: Remove irqoff around MSR-based TSC enumerationLen Brown
2016-07-10x86/tsc_msr: Add Airmont reference clock valuesLen Brown
2016-07-10x86/tsc_msr: Correct Silvermont reference clock valuesLen Brown
2016-07-10x86/tsc_msr: Update comments, expand definitionsLen Brown
2016-07-10x86/tsc_msr: Remove debugging messagesLen Brown
2016-07-10x86/tsc_msr: Identify Intel-specific codeLen Brown
2016-07-10Revert "x86/tsc: Add missing Cherrytrail frequency to the table"Len Brown
2016-05-12x86/tsc: Add missing Cherrytrail frequency to the tableJeremy Compostella
2016-05-06x86/tsc: Read all ratio bits from MSR_PLATFORM_INFOChen Yu
2014-02-19x86: tsc: Add missing Baytrail frequency to the tableMika Westerberg
2014-02-19x86, tsc: Fallback to normal calibration if fast MSR calibration failsThomas Gleixner
2014-01-16x86, tsc, apic: Unbreak static (MSR) calibration when CONFIG_X86_LOCAL_APIC=nH. Peter Anvin
2014-01-15x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCsBin Gao
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-12 12:32:14 +0000