summaryrefslogtreecommitdiff
path: root/arch/x86/events
AgeCommit message (Expand)Author
2020-06-28Merge tag 'perf-urgent-2020-06-28' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds
2020-06-14treewide: replace '---help---' in Kconfig files with 'help'Masahiro Yamada
2020-06-09mmap locking API: convert mmap_sem commentsMichel Lespinasse
2020-06-09mmap locking API: add mmap_assert_locked() and mmap_assert_write_locked()Michel Lespinasse
2020-06-05Merge tag 'x86-mm-2020-06-05' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds
2020-06-02perf/x86/rapl: Fix RAPL config variable bugStephane Eranian
2020-05-28perf/x86/rapl: Add AMD Fam17h RAPL supportStephane Eranian
2020-05-28perf/x86/rapl: Make perf_probe_msr() more robust and flexibleStephane Eranian
2020-05-28perf/x86/rapl: Flip logic on default events visibilityStephane Eranian
2020-05-28perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUsStephane Eranian
2020-05-28perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian
2020-05-28Merge tag 'v5.7-rc7' into perf/core, to pick up fixesIngo Molnar
2020-05-19perf/x86: Replace zero-length array with flexible-arrayGustavo A. R. Silva
2020-05-19perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel TremontKan Liang
2020-05-19perf/x86/rapl: Add Ice Lake RAPL supportKan Liang
2020-04-30perf/x86/intel/pt: Drop pointless NULL assignment.Paul Gortmaker
2020-04-30x86/perf: Add hardware performance events support for Zhaoxin CPU.CodyYao-oc
2020-04-24x86/cr4: Sanitize CR4.PCE updateThomas Gleixner
2020-04-22perf/x86/cstate: Add Jasper Lake CPU supportHarry Pan
2020-04-08perf/x86/intel/uncore: Add Ice Lake server uncore supportKan Liang
2020-03-31Merge branch 'x86-cleanups-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds
2020-03-25Merge branch 'x86/cpu' into perf/core, to resolve conflictIngo Molnar
2020-03-24x86/perf/events: Convert to new CPU match macrosThomas Gleixner
2020-03-20perf/x86/intel/uncore: Factor out __snr_uncore_mmio_init_boxKan Liang
2020-03-20perf/x86/intel/uncore: Add box_offsets for free-running countersKan Liang
2020-03-19Merge branch 'perf/urgent' into perf/core, to pick up fixesIngo Molnar
2020-03-17perf/amd/uncore: Add support for Family 19h L3 PMUKim Phillips
2020-03-17perf/amd/uncore: Make L3 thread mask code more readableKim Phillips
2020-03-17perf/amd/uncore: Prepare L3 thread mask code for Family 19hKim Phillips
2020-03-12perf/amd/uncore: Replace manual sampling check with CAP_NO_INTERRUPT flagKim Phillips
2020-02-15x86 user stack frame reads: switch to explicit __get_user()Al Viro
2020-02-11perf/x86: Add Intel Tiger Lake uncore supportKan Liang
2020-02-11perf/x86/intel: Output LBR TOS information correctlyKan Liang
2020-02-11perf/core: Add new branch sample type for HW index of raw branch recordsKan Liang
2020-02-11perf/x86/intel: Avoid unnecessary PEBS_ENABLE MSR access in PMIKan Liang
2020-02-11perf/x86/intel: Fix inaccurate period in context switch for auto-reloadKan Liang
2020-02-11perf/x86/amd: Add missing L2 misses event spec to AMD Family 17h's event mapKim Phillips
2020-02-11perf/x86/msr: Add Tremont supportKan Liang
2020-02-11perf/x86/cstate: Add Tremont supportKan Liang
2020-02-11perf/x86/intel: Add Elkhart Lake supportKan Liang
2020-01-28Merge branch 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds
2020-01-28Merge branch 'core-headers-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds
2020-01-20Merge tag 'v5.5-rc7' into perf/core, to pick up fixesIngo Molnar
2020-01-17perf/x86/intel/uncore: Remove PCIe3 unit for SNRKan Liang
2020-01-17perf/x86/intel/uncore: Fix missing marker for snr_uncore_imc_freerunning_eventsKan Liang
2020-01-17perf/x86/intel/uncore: Add PCI ID of IMC for Xeon E3 V5 FamilyKan Liang
2020-01-17perf/x86/amd: Add support for Large Increment per Cycle EventsKim Phillips
2020-01-17perf/x86/amd: Constrain Large Increment per Cycle eventsKim Phillips
2020-01-17perf/x86/intel/rapl: Add Comet Lake supportHarry Pan
2019-12-17perf/x86/intel: Fix PT PMI handlingAlexander Shishkin