linux.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author
2019-07-04	riscv: remove free_initrd_mem	Christoph Hellwig
2019-07-04	riscv: ccache: Remove unused variable	Yash Shah
2019-07-03	riscv: Introduce huge page support for 32/64bit kernel	Alexandre Ghiti
2019-07-01	RISC-V: Fix memory reservation in setup_bootmem()	Anup Patel
2019-07-01	riscv: defconfig: enable SOC_SIFIVE	Loys Ollivier
2019-07-01	riscv: select SiFive platform drivers with SOC_SIFIVE	Loys Ollivier
2019-07-01	arch: riscv: add config option for building SiFive's SoC resource	Loys Ollivier
2019-07-01	riscv: Remove gate area stubs	Andy Lutomirski
2019-07-01	RISC-V: defconfig: Enable NO_HZ_IDLE and HIGH_RES_TIMERS	Anup Patel
2019-06-26	riscv: mm: Fix code comment	ShihPo Hung
2019-06-26	riscv: dts: Re-organize the DT nodes	Yash Shah
2019-06-26	RISC-V: defconfig: enable MMC & SPI for RISC-V	Atish Patra
2019-06-21	Merge tag 'spdx-5.2-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...	Linus Torvalds
2019-06-19	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500	Thomas Gleixner
2019-06-19	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234	Thomas Gleixner
2019-06-17	Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net	Linus Torvalds
2019-06-17	Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...	Linus Torvalds
2019-06-17	riscv: remove unused barrier defines	Rolf Eike Beer
2019-06-17	riscv: mm: synchronize MMU after pte change	ShihPo Hung
2019-06-17	riscv: dts: add initial board data for the SiFive HiFive Unleashed	Paul Walmsley
2019-06-17	riscv: dts: add initial support for the SiFive FU540-C000 SoC	Paul Walmsley
2019-06-17	arch: riscv: add support for building DTB files from DT source data	Paul Walmsley
2019-06-11	riscv: Fix udelay in RV32.	Nick Hu
2019-06-11	riscv: export pm_power_off again	Andreas Schwab
2019-06-11	RISC-V: defconfig: enable clocks, serial console	Kevin Hilman
2019-06-07	Merge git://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf	David S. Miller
2019-06-05	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286	Thomas Gleixner
2019-05-31	bpf, riscv: clear high 32 bits for ALU32 add/sub/neg/lsh/rsh/arsh	Luke Nelson
2019-05-30	treewide: Add SPDX license identifier - Kbuild	Greg Kroah-Hartman
2019-05-30	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174	Thomas Gleixner
2019-05-30	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157	Thomas Gleixner
2019-05-30	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152	Thomas Gleixner
2019-05-24	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 120	Thomas Gleixner
2019-05-24	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 36	Thomas Gleixner
2019-05-23	bpf, riscv: clear target register high 32-bits for and/or/xor on ALU32	Björn Töpel
2019-05-21	treewide: Add SPDX license identifier - Makefile/Kconfig	Thomas Gleixner
2019-05-19	Merge tag 'kbuild-v5.2-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ma...	Linus Torvalds
2019-05-19	Merge tag 'riscv-for-linus-5.2-mw2' of git://git.kernel.org/pub/scm/linux/ker...	Linus Torvalds
2019-05-18	arch: remove dangling asm-generic wrappers	Masahiro Yamada
2019-05-16	riscv: fix locking violation in page fault handler	Andreas Schwab
2019-05-16	RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs	Yash Shah
2019-05-16	RISC-V: Avoid using invalid intermediate translations	Palmer Dabbelt
2019-05-16	riscv: Support BUG() in kernel module	Vincent Chen
2019-05-16	riscv: Add the support for c.ebreak check in is_valid_bugaddr()	Vincent Chen
2019-05-16	riscv: support trap-based WARN()	Vincent Chen
2019-05-16	riscv: fix sbi_remote_sfence_vma{,_asid}.	Gary Guo
2019-05-16	riscv: move switch_mm to its own file	Gary Guo
2019-05-16	riscv: move flush_icache_{all,mm} to cacheflush.c	Gary Guo
2019-05-16	RISC-V: Access CSRs using CSR numbers	Anup Patel
2019-05-16	RISC-V: Add interrupt related SCAUSE defines in asm/csr.h	Anup Patel