| Age | Commit message (Expand) | Author |
|---|---|---|
| 2018-10-22 | RISC-V: Build tishift only on 64-bit | Zong Li |
| 2018-08-13 | RISC-V: implement __lshrti3. | Alex Guo |
| 2018-06-11 | RISC-V: Make our port sparse-clean | Palmer Dabbelt |
| 2018-06-09 | riscv: split the declaration of __copy_user | Luc Van Oostenryck |
| 2018-06-04 | riscv: Fix the bug in memory access fixup code | Alan Kao |
| 2017-11-30 | RISC-V: Export some expected symbols for modules | Olof Johansson |
| 2017-09-26 | RISC-V: Build Infrastructure | Palmer Dabbelt |
| 2017-09-26 | RISC-V: Device, timer, IRQs, and the SBI | Palmer Dabbelt |
| 2017-09-26 | RISC-V: Generic library routines and assembly | Palmer Dabbelt |
 |
index : linux.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |