summaryrefslogtreecommitdiff
path: root/arch/powerpc/kernel/head_8xx.S
AgeCommit message (Expand)Author
2017-08-15powerpc/8xx: Reduce DTLB miss handler by one insnChristophe Leroy
2017-08-15powerpc/8xx: Make pinning of ITLBs optionalChristophe Leroy
2017-08-15powerpc/8xx: Remove macro that checks kernel addressChristophe Leroy
2017-08-10powerpc/8xx: Remove cpu dependent macro instructions from head_8xxChristophe Leroy
2017-08-10powerpc/8xx: Use symbolic names for DSISR bits in DSIChristophe Leroy
2017-08-10powerpc/8xx: Remove SoftwareEmulation()Christophe Leroy
2017-08-03powerpc/mm: Use symbolic constants for filtering SRR1 bits on ISIsBenjamin Herrenschmidt
2017-08-02powerpc/mm: Pre-filter SRR1 bits before do_page_fault()Benjamin Herrenschmidt
2017-01-26powerpc/8xx: Perf events on PPC 8xxChristophe Leroy
2017-01-25powerpc/8xx: Implement hw_breakpointChristophe Leroy
2016-12-09powerpc/8xx: Implement support of hugepagesChristophe Leroy
2016-10-14Merge branch 'kbuild' of git://git.kernel.org/pub/scm/linux/kernel/git/mmarek...Linus Torvalds
2016-09-25powerpc/8xx: make user addr DTLB miss the short pathChristophe Leroy
2016-09-25powerpc/8xx: Move additional DTLBMiss handlers out of exception areaChristophe Leroy
2016-09-25powerpc/8xx: use r3 to scratch CR in ITLBmissChristophe Leroy
2016-09-25powerpc/8xx: add system_reset_exceptionChristophe Leroy
2016-09-23powerpc/32: Remove CLR_TOP32Christophe Leroy
2016-08-07ppc: move exports to definitionsAl Viro
2016-07-09powerpc/8xx: add CONFIG_PIN_TLB_IMMRChristophe Leroy
2016-07-09powerpc/8xx: Rework CONFIG_PIN_TLB handlingChristophe Leroy
2016-07-09powerpc/8xx: Don't use page table for linear memory spaceChristophe Leroy
2016-07-09powerpc/8xx: unpin all TLBs before flushingChristophe Leroy
2016-07-09powerpc/8xx: Map IMMR area with 512k page at a fixed addressChristophe Leroy
2016-07-09powerpc/8xx: Fix vaddr for IMMR early remapChristophe Leroy
2016-03-11powerpc/8xx: rewrite set_context() in CChristophe Leroy
2016-03-11powerpc/8xx: remove special handling of CPU6 errata in set_dec()Christophe Leroy
2016-03-11powerpc/8xx: Map linear kernel RAM with 8M pagesChristophe Leroy
2016-03-11powerpc/8xx: Save r3 all the time in DTLB miss handlerChristophe Leroy
2016-03-09powerpc/8xx: CONFIG_DEBUG_PAGEALLOC requires ITLBmiss for kernel addressesChristophe Leroy
2015-06-02powerpc/8xx: Implementation of PAGE_EXECLEROY Christophe
2015-06-02powerpc/8xx: Handle PAGE_USER via APG bitsLEROY Christophe
2015-06-02powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000LEROY Christophe
2015-06-02powerpc/8xx: Use SPRG2 instead of DAR for saving r3LEROY Christophe
2015-06-02powerpc/8xx: dont save CR in SCRATCH registersLEROY Christophe
2015-06-02powerpc/8xx: Handle CR out of exception PROLOG/EPILOGLEROY Christophe
2015-06-02powerpc/8xx: macro for handling CPU15 errataLEROY Christophe
2015-01-29powerpc/8xx: Remove duplicated code in set_context()LEROY Christophe
2015-01-29powerpc/8xx: Optimise access to swapper_pg_dirLEROY Christophe
2015-01-29powerpc/8xx: Take benefit of aligned PGDIRLEROY Christophe
2015-01-29powerpc/8xx: remove tests on PGDIR entry validityLEROY Christophe
2015-01-29powerpc/8xx: remove remaining unnecessary code in FixupDARLEROY Christophe
2015-01-29powerpc/8xx: use _PAGE_RO instead of _PAGE_RWLEROY Christophe
2014-11-07powerpc/8xx: Invalidate non present TLB as early as possibleLEROY Christophe
2014-11-07powerpc/8xx: Use DAR to save r3 for CPU6 ERRATALEROY Christophe
2014-11-07powerpc/8xx: Don't restore regs to save them again.LEROY Christophe
2014-11-07powerpc/8xx: _PMD_PRESENT already set in level 1 entriesLEROY Christophe
2014-11-07powerpc/8xx: set PTE bit 22 off TLBmissLEROY Christophe
2014-11-07powerpc/8xx: Better readibility of ERRATA CPU6 handlingLEROY Christophe
2014-11-07powerpc/8xx: Implement 16k pagesLEROY Christophe
2014-11-07powerpc/8xx: Const for TLB RPN forced valueLEROY Christophe
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 14:39:00 +0000