| Age | Commit message (Expand) | Author |
|---|---|---|
| 2014-01-22 | MIPS: Add support for interAptiv cores | Leonid Yegoshin |
| 2014-01-22 | MIPS: Add support for the proAptiv cores | Leonid Yegoshin |
| 2013-09-17 | MIPS: Optimize current_cpu_type() for better code. | Ralf Baechle |
| 2013-07-14 | MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code | Paul Gortmaker |
| 2013-04-05 | MIPS: Fix ISA level which causes secondary cache init bypassing and more | Deng-Cheng Zhu |
| 2012-03-28 | Disintegrate asm/system.h for MIPS | David Howells |
| 2010-12-17 | MIPS: Fix build errors in sc-mips.c | Kevin Cernekee |
| 2010-10-29 | MIPS: Honor L2 bypass bit | Kevin Cernekee |
| 2009-09-30 | MIPS: MIPSxx SC: Avoid destructive invalidation on partial L2 cachelines. | Kevin Cernekee |
| 2008-03-12 | [MIPS] Fix loads of section missmatches | Ralf Baechle |
| 2007-10-11 | [MIPS] Fix "no space between function name and open parenthesis" warnings. | Ralf Baechle |
| 2006-06-29 | [MIPS] MIPS32/MIPS64 S-cache fix and cleanup | Atsushi Nemoto |
| 2006-06-29 | [MIPS] MIPS32/MIPS64 secondary cache management | Chris Dearman |
 |
index : linux.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |