| Age | Commit message (Expand) | Author |
|---|---|---|
| 2017-01-03 | MIPS: Loongson1B: Change the OSC clock name | Kelvin Cheung |
| 2017-01-03 | MIPS: Loongson1: Add watchdog support for Loongson1 board | Yang Ling |
| 2017-01-03 | MIPS: Loongson1: Remove several redundant RTC-related macros | Yang Ling |
| 2016-12-25 | clocksource: Use a plain u64 instead of cycle_t | Thomas Gleixner |
| 2016-10-04 | MIPS: Add RTC support for Loongson1C board | Yang Ling |
| 2016-10-04 | MIPS: Loongson1C: Add board support | Yang Ling |
| 2016-05-13 | MIPS: Loongson1B: Some updates/fixes for LS1B | Kelvin Cheung |
| 2015-09-03 | MIPS: loongsoon32: Migrate to new 'set-state' interface | Viresh Kumar |
| 2015-06-21 | MIPS: Loongson: Naming style cleanup and rework | Huacai Chen |
 |
index : linux.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |