summaryrefslogtreecommitdiff
path: root/arch/mips/kernel/pm-cps.c
AgeCommit message (Expand)Author
2016-10-05MIPS: pm-cps: Generate idle state entry code when CPUs are onlinedPaul Burton
2016-10-04MIPS: pm-cps: Support CM3 changes to Coherence Enable RegisterMatt Redfearn
2016-10-04MIPS: pm-cps: Add MIPSr6 CPU supportMatt Redfearn
2016-10-04MIPS: pm-cps: Remove selection of sync typesMatt Redfearn
2016-10-04MIPS: pm-cps: Use MIPS standard completion barrierMatt Redfearn
2016-10-04MIPS: pm-cps: Use MIPS standard lightweight ordering barrierMatt Redfearn
2016-10-04MIPS: pm-cps: Update comments on barrier instructionsMatt Redfearn
2016-10-04MIPS: pm-cps: Change FSB workaround to CPU blacklistMatt Redfearn
2016-08-04tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada
2016-05-13MIPS: pm-cps: Avoid offset overflow on MIPSr6Markos Chandras
2016-04-03MIPS: Fix misspellings in comments.Adam Buchbinder
2015-08-26MIPS: Add cases for CPU_I6400Markos Chandras
2014-07-30MIPS: {pm,smp}-cps: use cpu_vpe_id macroPaul Burton
2014-07-30MIPS: pm-cps: Prevent use of mips_cps_* without CPS SMPPaul Burton
2014-06-16MIPS: pm-cps: convert smp_mb__*()Paul Burton
2014-05-28MIPS: pm-cps: add PM state entry code for CPS systemsPaul Burton