summaryrefslogtreecommitdiff
path: root/arch/mips/kernel/mips-cm.c
AgeCommit message (Expand)Author
2020-11-06mips: cm: add missing iounmap() on error in mips_cm_probe()Qinglang Miao
2020-05-07mips: cm: Add L2 ECC/parity errors reportingSerge Semin
2020-05-07mips: cm: Fix an invalid error code of INTVN_*_ERRSerge Semin
2020-01-06remove ioremap_nocache and devm_ioremap_nocacheChristoph Hellwig
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner
2019-03-05Merge tag 'mips_5.1' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/linuxLinus Torvalds
2019-02-15MIPS: CM: Fix indentationPaul Burton
2019-02-07mips: cm: reprime error causeVladimir Kondratiev
2018-01-10MIPS: CM: Drop WARN_ON(vp != 0)James Hogan
2017-11-03Update MIPS email addressesPaul Burton
2017-08-30MIPS: CPS: Have asm/mips-cps.h include CM & CPC headersPaul Burton
2017-08-30MIPS: CM: Add cluster & block args to mips_cm_lock_other()Paul Burton
2017-08-30MIPS: Abstract CPU core & VP(E) ID access through accessor functionsPaul Burton
2017-08-30MIPS: CPS: Use change_*, set_* & clear_* where appropriatePaul Burton
2017-08-29MIPS: CM: Use BIT/GENMASK for register fields, order & drop shiftsPaul Burton
2017-08-29MIPS: CM: Specify register size when generating accessorsPaul Burton
2017-08-29MIPS: CM: Rename mips_cm_base to mips_gcr_basePaul Burton
2017-06-29MIPS: CM: WARN on attempt to lock invalid VP, not BUGPaul Burton
2017-06-29MIPS: CM: Avoid per-core locking with CM3 & higherPaul Burton
2016-08-04tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada
2016-04-03MIPS: Fix misspellings in comments.Adam Buchbinder
2015-11-11MIPS: CM, CPC: Ensure core-other GCRs reflect the correct corePaul Burton
2015-11-11MIPS: CM: Introduce core-other locking functionsPaul Burton
2015-10-26MIPS: Always read full 64 bit CM error GCRs for CM3Paul Burton
2015-10-26MIPS: Avoid buffer overrun in mips_cm_error_reportPaul Burton
2015-10-26MIPS: Don't read GCRs when a CM is not presentPaul Burton
2015-08-26MIPS: CM: Add support for reporting CM cache errorsMarkos Chandras
2015-08-26MIPS: CM: The CMGCRBase register is 64-bit on 64 bit kernels.Markos Chandras
2015-08-26MIPS: mips-cm: Extend CM accessors for 64-bit CPUsMarkos Chandras
2015-08-26MIPS: Add platform callback before initializing the L2 cacheMarkos Chandras
2014-11-24MIPS: Replace use of phys_t with phys_addr_t.Ralf Baechle
2014-03-06MIPS: Add generic CM probe & access codePaul Burton
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 08:03:17 +0000