summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/tlbflush.h
AgeCommit message (Expand)Author
2018-07-06arm64: tlbflush: Introduce __flush_tlb_kernel_pgtableChintan Pandya
2018-03-28arm64: tlbflush: avoid writing RES0 bitsPhilip Elcan
2017-12-11arm64: mm: Invalidate both kernel and user ASIDs when performing TLBIWill Deacon
2017-02-01arm64: Work around Falkor erratum 1009Christopher Covington
2016-09-28arm64: tlbflush.h: add __tlbi() macroMark Rutland
2015-10-07arm64: tlb: remove redundant barrier from __flush_tlb_pgtableWill Deacon
2015-10-07arm64: tlbflush: remove redundant ASID casts to (unsigned long)Will Deacon
2015-10-07arm64: flush: use local TLB and I-cache invalidationWill Deacon
2015-07-28arm64: Use last level TLBI for user pte changesCatalin Marinas
2015-07-28arm64: Clean up __flush_tlb(_kernel)_range functionsCatalin Marinas
2015-07-27arm64: move update_mmu_cache() into asm/pgtable.hWill Deacon
2015-06-12arm64: mm: remove reference to tlb.S from comment blockVladimir Murzin
2015-03-14arm64: Invalidate the TLB corresponding to intermediate page table levelsCatalin Marinas
2015-02-26arm64: mm: remove unused functions and variable protoypesYingjoe Chen
2014-07-24arm64: fix soft lockup due to large tlb flush rangeMark Salter
2014-07-24arm64: Fix barriers used for page table modificationsCatalin Marinas
2014-05-09arm64: barriers: make use of barrier options with explicit barriersWill Deacon
2014-05-09arm64: mm: Optimise tlb flush logic where we have >4K granuleSteve Capper
2013-06-14ARM64: mm: THP support.Steve Capper
2012-09-17arm64: TLB maintenance functionalityCatalin Marinas
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 05:44:36 +0000