summaryrefslogtreecommitdiff
path: root/arch/arm/mm/cache-l2x0.c
AgeCommit message (Expand)Author
2010-10-26ARM: l2x0: Optimise the range based operationsSantosh Shilimkar
2010-10-26ARM: l2x0: Determine the cache sizeSantosh Shilimkar
2010-10-26arm: Implement l2x0 cache disable functionsThomas Gleixner
2010-10-26ARM: Improve the L2 cache performance when PL310 is usedCatalin Marinas
2010-07-29ARM: 6272/1: Convert L2x0 to use the IO relaxed operationsCatalin Marinas
2010-07-09ARM: 6210/1: Do not rely on reset defaults of L2X0_AUX_CTRLSascha Hauer
2010-05-17Merge branch 'devel-stable' into develRussell King
2010-05-15ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310Jason McMullan
2010-03-25ARM: 5995/1: ARM: Add L2x0 outer_sync() support (3/4)Catalin Marinas
2010-02-15ARM: 5919/1: ARM: L2 : Errata 588369: Clean & Invalidate do not invalidate cl...Santosh Shilimkar
2010-02-15ARM: 5916/1: ARM: L2 : Add maintainace by line helper functionsSantosh Shilimkar
2009-12-14Merge branch 'pending-l2x0' into cacheRussell King
2009-12-14ARM: cache-l2x0: make better use of background cache handlingRussell King
2009-12-14ARM: cache-l2x0: avoid taking spinlock for every iterationRussell King
2009-12-03ARM: 5845/1: l2x0: check whether l2x0 already enabledSrinidhi Kasagar
2008-09-06[ARM] Convert asm/io.h to linux/io.hRussell King
2007-09-17[ARM] 4568/1: fix l2x0 cache invalidate handling of unaligned addressesRui Sousa
2007-07-20[ARM] 4500/1: Add locking around the background L2x0 cache operationsCatalin Marinas
2007-02-11[ARM] 4135/1: Add support for the L210/L220 cache controllersCatalin Marinas
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 21:23:10 +0000