summaryrefslogtreecommitdiff
path: root/arch/arm/mach-zynq/slcr.c
AgeCommit message (Expand)Author
2016-02-09ARM: zynq: address L2 cache data corruptionJosh Cartwright
2015-05-18ARM: zynq: Drop use of slcr_unlock in zynq_slcr_system_restartJosh Cartwright
2015-05-18ARM: zynq: Use restart_handler mechanism for slcr resetJosh Cartwright
2015-01-29ARM: zynq: Simplify SLCR initializationMichal Simek
2014-09-16ARM: zynq: Synchronise zynq_cpu_die/killSoren Brinkmann
2014-05-20ARM: zynq: Add support for SOC_BUSMichal Simek
2014-02-10ARM: zynq: Introduce zynq_slcr_unlock()Michal Simek
2014-02-10ARM: zynq: Add and use zynq_slcr_read/write() helper functionsMichal Simek
2014-02-10ARM: zynq: Make zynq_slcr_base staticSteffen Trumtrar
2014-02-10ARM: zynq: Hang iomapped slcr address on device_nodeSteffen Trumtrar
2014-02-10ARM: zynq: Split slcr in two partsMichal Simek
2014-02-05ARM: zynq: Move clock_init from slcr to commonSteffen Trumtrar
2013-07-26arm: zynq: slcr: Use read-modify-write for register writesSoren Brinkmann
2013-07-26arm: zynq: slcr: Clean up #definesSoren Brinkmann
2013-07-26arm: zynq: slcr: Remove redundant header #includesSoren Brinkmann
2013-05-27arm: zynq: Migrate platform to clock controllerSoren Brinkmann
2013-04-04arm: zynq: Add smp supportMichal Simek
2013-04-04arm: zynq: Add support for system resetMichal Simek
2013-04-04arm: zynq: Move slcr initialization to separate fileMichal Simek
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-26 13:51:44 +0000